lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20180430173146.GG5671@atomide.com>
Date:   Mon, 30 Apr 2018 10:31:46 -0700
From:   Tony Lindgren <tony@...mide.com>
To:     Christina Quast <cquast@...libre.com>
Cc:     linux-omap@...r.kernel.org, devicetree@...r.kernel.org,
        linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
        narmstrong@...libre.com, Oleg Kokorin <ole2mail@...l.com>
Subject: Re: [PATCH 1/2] ARM: dts: am335x: Replace numeric pinmux address
 with macro defines

Hi,

* Christina Quast <cquast@...libre.com> [180430 11:23]:
> The values are extraced from the "AM335x SitaraTM Processors Technical
> Reference Manual", Section 9.3.1 CONTROL_MODULE Registers, based on the
> file autogenerated by TI PinMux.

This certainly makes things easier to mux :)

Have you verified that the registers are the same across all am335x
models and different revisions?

It used to be that different SoC revisions could have different
amount of registers and also different options in some cases.

> +#define AM335X_CONTROL_REVISION			0x0
> +#define AM335X_CONTROL_HWINFO			0x4
> +#define AM335X_CONTROL_SYSCONFIG		0x10
> +#define AM335X_CONTROL_STATUS			0x40

You should only list the padconf mux registers here, no need to
list any of the controller registers.

Regards,

Tony

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ