[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20180501123131.7738-5-mylene.josserand@bootlin.com>
Date: Tue, 1 May 2018 14:31:23 +0200
From: Mylène Josserand <mylene.josserand@...tlin.com>
To: linux@...linux.org.uk, maxime.ripard@...tlin.com, wens@...e.org,
marc.zyngier@....com, mark.rutland@....com, robh+dt@...nel.org,
horms@...ge.net.au, geert@...ux-m68k.org, magnus.damm@...il.com
Cc: linux-renesas-soc@...r.kernel.org, devicetree@...r.kernel.org,
clabbe.montjoie@...il.com, quentin.schulz@...tlin.com,
thomas.petazzoni@...tlin.com, linux-arm-kernel@...ts.infradead.org,
linux-kernel@...r.kernel.org, mylene.josserand@...tlin.com
Subject: [PATCH v8 04/12] ARM: dts: sun8i: Add R_CPUCFG device node for the A83T dtsi
The R_CPUCFG is a collection of registers needed for SMP bringup
on clusters and cluster's reset.
For the moment, documentation about this register is found in
Allwinner's code only.
Signed-off-by: Mylène Josserand <mylene.josserand@...tlin.com>
Reviewed-by: Chen-Yu Tsai <wens@...e.org>
---
arch/arm/boot/dts/sun8i-a83t.dtsi | 5 +++++
1 file changed, 5 insertions(+)
diff --git a/arch/arm/boot/dts/sun8i-a83t.dtsi b/arch/arm/boot/dts/sun8i-a83t.dtsi
index a50ccb475de8..53ace066b7dc 100644
--- a/arch/arm/boot/dts/sun8i-a83t.dtsi
+++ b/arch/arm/boot/dts/sun8i-a83t.dtsi
@@ -938,6 +938,11 @@
#reset-cells = <1>;
};
+ r_cpucfg@...1c00 {
+ compatible = "allwinner,sun8i-a83t-r-cpucfg";
+ reg = <0x1f01c00 0x400>;
+ };
+
r_pio: pinctrl@...2c00 {
compatible = "allwinner,sun8i-a83t-r-pinctrl";
reg = <0x01f02c00 0x400>;
--
2.11.0
Powered by blists - more mailing lists