[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20180503231604.GD13402@sirena.org.uk>
Date: Fri, 4 May 2018 08:16:04 +0900
From: Mark Brown <broonie@...nel.org>
To: Yixun Lan <yixun.lan@...ogic.com>
Cc: Sunny Luo <sunny.luo@...ogic.com>,
Neil Armstrong <narmstrong@...libre.com>,
Jerome Brunet <jbrunet@...libre.com>,
Kevin Hilman <khilman@...libre.com>,
Carlo Caione <carlo@...one.org>, linux-spi@...r.kernel.org,
linux-amlogic@...ts.infradead.org,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH 3/3] spi: meson-axg: add a linear clock divider support
On Thu, May 03, 2018 at 09:36:44PM +0000, Yixun Lan wrote:
> From: Sunny Luo <sunny.luo@...ogic.com>
>
> The SPICC controller in Meson-AXG SoC is capable of using
> a linear clock divider to reach a much fine tuned range of clocks,
> while the old controller only use a power of two clock divider,
> result at a more coarse clock range.
>
> Also convert the clock registeration into Common Clock Framework.
This would be better split into two patches - one adding the new linear
clock divider and the other one doing the CCF conversion. Splitting
things out like that makes them much easier to review as each change is
only doing one thing.
Download attachment "signature.asc" of type "application/pgp-signature" (489 bytes)
Powered by blists - more mailing lists