lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20180507161045.GA24624@rob-hp-laptop>
Date:   Mon, 7 May 2018 11:10:46 -0500
From:   Rob Herring <robh@...nel.org>
To:     richard.gong@...ux.intel.com
Cc:     catalin.marinas@....com, will.deacon@....com, dinguyen@...nel.org,
        mark.rutland@....com, atull@...nel.org, mdf@...nel.org,
        arnd@...db.de, gregkh@...uxfoundation.org,
        linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
        devicetree@...r.kernel.org, linux-fpga@...r.kernel.org,
        yves.vandervennet@...ux.intel.com, richard.gong@...el.com
Subject: Re: [PATCHv4 4/7] dt-bindings: fpga: add Stratix10 SoC FPGA manager
 binding

On Fri, May 04, 2018 at 09:21:34AM -0500, richard.gong@...ux.intel.com wrote:
> From: Alan Tull <atull@...nel.org>
> 
> Add a Device Tree binding for the Intel Stratix10 SoC FPGA manager.
> 
> Signed-off-by: Alan Tull <atull@...nel.org>
> Signed-off-by: Richard Gong <richard.gong@...el.com>
> ---
> v2: this patch is added in patch set version 2
> v3: change to put fpga_mgr node under firmware/svc node
> v4: s/fpga-mgr@...pga-mgr/ to remove unit_address
>     Add Richard's signed-off-by
> ---
>  .../bindings/fpga/intel-stratix10-soc-fpga-mgr.txt      | 17 +++++++++++++++++
>  1 file changed, 17 insertions(+)
>  create mode 100644 Documentation/devicetree/bindings/fpga/intel-stratix10-soc-fpga-mgr.txt

Reviewed-by: Rob Herring <robh@...nel.org>

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ