linux-kernel - Re: [PATCH 2/3] ARM: dts: dra762: Add MCAN clock support

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <20180515171659.GQ98604@atomide.com>
Date:   Tue, 15 May 2018 10:16:59 -0700
From:   Tony Lindgren <tony@...mide.com>
To:     Faiz Abbas <faiz_abbas@...com>
Cc:     linux-kernel@...r.kernel.org, linux-omap@...r.kernel.org,
        devicetree@...r.kernel.org, bcousson@...libre.com,
        robh+dt@...nel.org, mark.rutland@....com, paul@...an.com,
        lokeshvutla@...com, linux@...linux.org.uk,
        Tero Kristo <t-kristo@...com>
Subject: Re: [PATCH 2/3] ARM: dts: dra762: Add MCAN clock support

* Faiz Abbas <faiz_abbas@...com> [180408 09:59]:
> From: Lokesh Vutla <lokeshvutla@...com>
> 
> MCAN is clocked by H14 divider of DPLL_GMAC. Unlike other
> DPLL dividers this DPLL_GMAC H14 divider is controlled by
> control module. Adding support for these clocks.

Adding Tero to Cc on this one.

> Signed-off-by: Lokesh Vutla <lokeshvutla@...com>
> Signed-off-by: Faiz Abbas <faiz_abbas@...com>
> ---
>  arch/arm/boot/dts/dra76x.dtsi | 33 +++++++++++++++++++++++++++++++++
>  1 file changed, 33 insertions(+)
> 
> diff --git a/arch/arm/boot/dts/dra76x.dtsi b/arch/arm/boot/dts/dra76x.dtsi
> index 1c88c58..bfc8263 100644
> --- a/arch/arm/boot/dts/dra76x.dtsi
> +++ b/arch/arm/boot/dts/dra76x.dtsi
> @@ -17,3 +17,36 @@
>  &crossbar_mpu {
>  	ti,irqs-skip = <10 67 68 133 139 140>;
>  };
> +
> +&scm_conf_clocks {
> +	dpll_gmac_h14x2_ctrl_ck: dpll_gmac_h14x2_ctrl_ck@3fc {
> +		#clock-cells = <0>;
> +		compatible = "ti,divider-clock";
> +		clocks = <&dpll_gmac_x2_ck>;
> +		ti,max-div = <63>;
> +		reg = <0x03fc>;
> +		ti,bit-shift=<20>;
> +		ti,latch-bit=<26>;
> +		assigned-clocks = <&dpll_gmac_h14x2_ctrl_ck>;
> +		assigned-clock-rates = <80000000>;
> +	};
> +
> +	dpll_gmac_h14x2_ctrl_mux_ck: dpll_gmac_h14x2_ctrl_mux_ck@3fc {
> +		#clock-cells = <0>;
> +		compatible = "ti,mux-clock";
> +		clocks = <&dpll_gmac_ck>, <&dpll_gmac_h14x2_ctrl_ck>;
> +		reg = <0x3fc>;
> +		ti,bit-shift = <29>;
> +		ti,latch-bit=<26>;
> +		assigned-clocks = <&dpll_gmac_h14x2_ctrl_mux_ck>;
> +		assigned-clock-parents = <&dpll_gmac_h14x2_ctrl_ck>;
> +	};
> +
> +	mcan_clk: mcan_clk@3fc {
> +		#clock-cells = <0>;
> +		compatible = "ti,gate-clock";
> +		clocks = <&dpll_gmac_h14x2_ctrl_mux_ck>;
> +		ti,bit-shift = <27>;
> +		reg = <0x3fc>;
> +	};
> +};
> -- 
> 2.7.4
>