[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20180525100121.28214-5-rnayak@codeaurora.org>
Date: Fri, 25 May 2018 15:31:19 +0530
From: Rajendra Nayak <rnayak@...eaurora.org>
To: viresh.kumar@...aro.org, sboyd@...nel.org, andy.gross@...aro.org,
ulf.hansson@...aro.org
Cc: devicetree@...r.kernel.org, linux-arm-msm@...r.kernel.org,
linux-kernel@...r.kernel.org, collinsd@...eaurora.org,
Rajendra Nayak <rnayak@...eaurora.org>
Subject: [PATCH v2 4/6] arm64: dts: msm8996: Add rpmpd device node
Add rpmpd device node and its OPP table
Signed-off-by: Rajendra Nayak <rnayak@...eaurora.org>
Signed-off-by: Viresh Kumar <viresh.kumar@...aro.org>
---
arch/arm64/boot/dts/qcom/msm8996.dtsi | 40 +++++++++++++++++++++++++++
1 file changed, 40 insertions(+)
diff --git a/arch/arm64/boot/dts/qcom/msm8996.dtsi b/arch/arm64/boot/dts/qcom/msm8996.dtsi
index 37b7152cb064..e1bc86b2a230 100644
--- a/arch/arm64/boot/dts/qcom/msm8996.dtsi
+++ b/arch/arm64/boot/dts/qcom/msm8996.dtsi
@@ -308,6 +308,46 @@
#clock-cells = <1>;
};
+ rpmpd: power-controller {
+ compatible = "qcom,msm8996-rpmpd";
+ #power-domain-cells = <1>;
+ operating-points-v2 = <&rpmpd_opp_table>, /* cx */
+ <&rpmpd_opp_table>, /* cx_ao */
+ <&rpmpd_opp_table>, /* cx_vfc */
+ <&rpmpd_opp_table>, /* mx */
+ <&rpmpd_opp_table>, /* mx_ao */
+ <&rpmpd_opp_table>, /* sscx */
+ <&rpmpd_opp_table>; /* sscx_vfc */
+ };
+
+ rpmpd_opp_table: opp-table {
+ compatible = "operating-points-v2-qcom-level", "operating-points-v2";
+
+ rpmpd_opp1: opp@1 {
+ qcom,level = <1>;
+ };
+
+ rpmpd_opp2: opp@2 {
+ qcom,level = <2>;
+ };
+
+ rpmpd_opp3: opp@3 {
+ qcom,level = <3>;
+ };
+
+ rpmpd_opp4: opp@4 {
+ qcom,level = <4>;
+ };
+
+ rpmpd_opp5: opp@5 {
+ qcom,level = <5>;
+ };
+
+ rpmpd_opp6: opp@6 {
+ qcom,level = <6>;
+ };
+ };
+
pm8994-regulators {
compatible = "qcom,rpm-pm8994-regulators";
--
QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member
of Code Aurora Forum, hosted by The Linux Foundation
Powered by blists - more mailing lists