[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <152788068298.225090.12195731726234176520@swboyd.mtv.corp.google.com>
Date: Fri, 01 Jun 2018 12:18:02 -0700
From: Stephen Boyd <sboyd@...nel.org>
To: Anson Huang <Anson.Huang@....com>, adriana.reus@....com,
fabio.estevam@....com, kernel@...gutronix.de, mark.rutland@....com,
mturquette@...libre.com, robh+dt@...nel.org, rui.silva@...aro.org,
shawnguo@...nel.org, stefan@...er.ch
Cc: Linux-imx@....com, linux-arm-kernel@...ts.infradead.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-clk@...r.kernel.org
Subject: Re: [PATCH V2 2/3] clk: imx7d: correct enet clock CCGR registers
Quoting Anson Huang (2018-05-17 18:01:05)
> Correct enet clock gates as below:
>
> CCGR6: IMX7D_ENET_AXI_ROOT_CLK (enet1 and enet2 bus clocks)
> CCGR112: IMX7D_ENET1_TIME_ROOT_CLK, IMX7D_ENET1_IPG_ROOT_CLK
> CCGR113: IMX7D_ENET2_TIME_ROOT_CLK, IMX7D_ENET2_IPG_ROOT_CLK
>
> Just rename unused IMX7D_ENETx_REF_ROOT_CLK for
> IMX7D_ENETx_IPG_ROOT_CLK instead of adding new clocks.
>
> Based on Andy Duan's patch from the NXP kernel tree.
>
> Signed-off-by: Anson Huang <Anson.Huang@....com>
> ---
Applied to clk-next
Powered by blists - more mailing lists