linux-kernel - [PATCH 19/20] dts: ste-dbx5x0: Update coresight bindings for hardware port

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-Id: <1528235011-30691-20-git-send-email-suzuki.poulose@arm.com>
Date:   Tue,  5 Jun 2018 22:43:30 +0100
From:   Suzuki K Poulose <suzuki.poulose@....com>
To:     linux-arm-kernel@...ts.infradead.org
Cc:     mathieu.poirier@...aro.org, robh@...nel.org,
        frowand.list@...il.com, mark.rutland@....com, sudeep.holla@....com,
        arm@...nel.org, linux-kernel@...r.kernel.org, matt.sealey@....com,
        john.horley@....com, charles.garcia-tobin@....com,
        coresight@...ts.linaro.org, devicetree@...r.kernel.org,
        mike.leach@...aro.org, Suzuki K Poulose <suzuki.poulose@....com>,
        Linus Walleij <linus.walleij@...aro.org>
Subject: [PATCH 19/20] dts: ste-dbx5x0: Update coresight bindings for hardware port

Switch to the new coresight bindings

Cc: Linus Walleij <linus.walleij@...aro.org>
Cc: Mathieu Poirier <mathieu.poirier@...aro.org>
Signed-off-by: Suzuki K Poulose <suzuki.poulose@....com>
---
 arch/arm/boot/dts/ste-dbx5x0.dtsi | 31 +++++++++++++++++++++++--------
 1 file changed, 23 insertions(+), 8 deletions(-)

diff --git a/arch/arm/boot/dts/ste-dbx5x0.dtsi b/arch/arm/boot/dts/ste-dbx5x0.dtsi
index 2310a4e..a02312a 100644
--- a/arch/arm/boot/dts/ste-dbx5x0.dtsi
+++ b/arch/arm/boot/dts/ste-dbx5x0.dtsi
@@ -69,7 +69,9 @@
 			cpu = <&CPU0>;
 			port {
 				ptm0_out_port: endpoint {
+					direction = <1>;
 					remote-endpoint = <&funnel_in_port0>;
+					coresight,hwid = <0>;
 				};
 			};
 		};
@@ -83,7 +85,9 @@
 			cpu = <&CPU1>;
 			port {
 				ptm1_out_port: endpoint {
+					direction = <1>;
 					remote-endpoint = <&funnel_in_port1>;
+					coresight,hwid = <0>;
 				};
 			};
 		};
@@ -102,25 +106,29 @@
 				port@0 {
 					reg = <0>;
 					funnel_out_port: endpoint {
+						direction = <1>;
 						remote-endpoint =
 							<&replicator_in_port0>;
+						coresight,hwid = <0>;
 					};
 				};
 
 				/* funnel input ports */
 				port@1 {
-					reg = <0>;
+					reg = <1>;
 					funnel_in_port0: endpoint {
-						slave-mode;
+						direction = <0>;
 						remote-endpoint = <&ptm0_out_port>;
+						coresight,hwid = <0>;
 					};
 				};
 
 				port@2 {
-					reg = <1>;
+					reg = <2>;
 					funnel_in_port1: endpoint {
-						slave-mode;
+						direction = <0>;
 						remote-endpoint = <&ptm1_out_port>;
+						coresight,hwid = <1>;
 					};
 				};
 			};
@@ -139,22 +147,27 @@
 				port@0 {
 					reg = <0>;
 					replicator_out_port0: endpoint {
+						direction = <1>;
 						remote-endpoint = <&tpiu_in_port>;
+						coresight,hwid = <0>;
 					};
 				};
 				port@1 {
 					reg = <1>;
 					replicator_out_port1: endpoint {
+						direction = <1>;
 						remote-endpoint = <&etb_in_port>;
+						coresight,hwid = <1>;
 					};
 				};
 
 				/* replicator input port */
 				port@2 {
-					reg = <0>;
+					reg = <2>;
 					replicator_in_port0: endpoint {
-						slave-mode;
+						direction = <0>;
 						remote-endpoint = <&funnel_out_port>;
+						coresight,hwid = <0>;
 					};
 				};
 			};
@@ -168,8 +181,9 @@
 			clock-names = "apb_pclk", "atclk";
 			port {
 				tpiu_in_port: endpoint {
-					slave-mode;
+					direction = <0>;
 					remote-endpoint = <&replicator_out_port0>;
+					coresight,hwid = <0>;
 				};
 			};
 		};
@@ -182,8 +196,9 @@
 			clock-names = "apb_pclk", "atclk";
 			port {
 				etb_in_port: endpoint {
-					slave-mode;
+					direction = <0>;
 					remote-endpoint = <&replicator_out_port1>;
+					coresight,hwid = <0>;
 				};
 			};
 		};
-- 
2.7.4