linux-kernel - Re: [PATCH] pinctrl: qcom: spmi-gpio: Add pm8998 and pm8005 to binding

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <ba1d45e9-dd10-ead0-6743-74b32260d760@codeaurora.org>
Date:   Thu, 14 Jun 2018 12:00:58 +0530
From:   Vivek Gautam <vivek.gautam@...eaurora.org>
To:     Stephen Boyd <swboyd@...omium.org>,
        Linus Walleij <linus.walleij@...aro.org>
Cc:     linux-gpio@...r.kernel.org, linux-arm-msm@...r.kernel.org,
        linux-kernel@...r.kernel.org,
        Rajendra Nayak <rnayak@...eaurora.org>,
        devicetree@...r.kernel.org
Subject: Re: [PATCH] pinctrl: qcom: spmi-gpio: Add pm8998 and pm8005 to
 binding



On 6/13/2018 4:36 AM, Stephen Boyd wrote:
> Update the binding for two more PMICs supported by the same driver.
> While we're here, remove the duplicate pmi8994 lines because that
> support got merged twice.
>
> Cc: Rajendra Nayak <rnayak@...eaurora.org>
> Cc: Vivek Gautam <vivek.gautam@...eaurora.org>
> Cc: <devicetree@...r.kernel.org>
> Signed-off-by: Stephen Boyd <swboyd@...omium.org>
> ---
>   .../devicetree/bindings/pinctrl/qcom,pmic-gpio.txt          | 6 ++++--
>   1 file changed, 4 insertions(+), 2 deletions(-)
>
> diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,pmic-gpio.txt b/Documentation/devicetree/bindings/pinctrl/qcom,pmic-gpio.txt
> index 5c25fcb29fb5..ffd4345415f3 100644
> --- a/Documentation/devicetree/bindings/pinctrl/qcom,pmic-gpio.txt
> +++ b/Documentation/devicetree/bindings/pinctrl/qcom,pmic-gpio.txt
> @@ -7,6 +7,7 @@ PMIC's from Qualcomm.
>   	Usage: required
>   	Value type: <string>
>   	Definition: must be one of:
> +		    "qcom,pm8005-gpio"
>   		    "qcom,pm8018-gpio"
>   		    "qcom,pm8038-gpio"
>   		    "qcom,pm8058-gpio"
> @@ -15,7 +16,7 @@ PMIC's from Qualcomm.
>   		    "qcom,pm8921-gpio"
>   		    "qcom,pm8941-gpio"
>   		    "qcom,pm8994-gpio"
> -		    "qcom,pmi8994-gpio"

Thanks.
Reviewed-by: Vivek Gautam <vivek.gautam@...eaurora.org>

BRs
Vivek
> +		    "qcom,pm8998-gpio"
>   		    "qcom,pma8084-gpio"
>   		    "qcom,pmi8994-gpio"
>   
> @@ -78,6 +79,7 @@ to specify in a pin configuration subnode:
>   	Value type: <string-array>
>   	Definition: List of gpio pins affected by the properties specified in
>   		    this subnode.  Valid pins are:
> +		    gpio1-gpio4 for pm8005
>   		    gpio1-gpio6 for pm8018
>   		    gpio1-gpio12 for pm8038
>   		    gpio1-gpio40 for pm8058
> @@ -86,7 +88,7 @@ to specify in a pin configuration subnode:
>   		    gpio1-gpio44 for pm8921
>   		    gpio1-gpio36 for pm8941
>   		    gpio1-gpio22 for pm8994
> -		    gpio1-gpio10 for pmi8994
> +		    gpio1-gpio26 for pm8998
>   		    gpio1-gpio22 for pma8084
>   		    gpio1-gpio10 for pmi8994
>