[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20180620160130.GA21296@rob-hp-laptop>
Date: Wed, 20 Jun 2018 10:01:30 -0600
From: Rob Herring <robh@...nel.org>
To: Abhishek Sahu <absahu@...eaurora.org>
Cc: Boris Brezillon <boris.brezillon@...tlin.com>,
Miquel Raynal <miquel.raynal@...tlin.com>,
David Woodhouse <dwmw2@...radead.org>,
Brian Norris <computersforpeace@...il.com>,
Marek Vasut <marek.vasut@...il.com>,
Richard Weinberger <richard@....at>,
linux-arm-msm@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-mtd@...ts.infradead.org, Andy Gross <andy.gross@...aro.org>,
Archit Taneja <architt@...eaurora.org>,
Mark Rutland <mark.rutland@....com>, devicetree@...r.kernel.org
Subject: Re: [PATCH v4 03/15] dt-bindings: qcom_nandc: update for ECC
strength and step size
On Wed, Jun 20, 2018 at 12:57:30PM +0530, Abhishek Sahu wrote:
> 1. If nand-ecc-strength specified in DT, then controller will use
> this ECC strength otherwise ECC strength will be calculated
> according to chip requirement and available OOB size.
>
> 2. QCOM NAND controller supports only one step size (512 bytes) but
> nand-ecc-step-size is required property in DT. This DT property
> can be removed and ecc step size can be assigned in driver with
> 512 bytes value.
>
> Signed-off-by: Abhishek Sahu <absahu@...eaurora.org>
> ---
>
> * Changes from v3:
>
> 1. Clubbed following 2 patches into one
> https://patchwork.ozlabs.org/patch/920465/
> https://patchwork.ozlabs.org/patch/920467/
>
> * Changes from v2:
> NONE
>
> * Changes from v1:
> NEW PATCH
>
> Documentation/devicetree/bindings/mtd/qcom_nandc.txt | 7 +++----
> 1 file changed, 3 insertions(+), 4 deletions(-)
Reviewed-by: Rob Herring <robh@...nel.org>
Powered by blists - more mailing lists