[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <bbffd5f975a4054850e1885b7fc5013ef9a3e7f3.camel@linux.intel.com>
Date: Mon, 25 Jun 2018 12:27:53 +0300
From: Jarkko Sakkinen <jarkko.sakkinen@...ux.intel.com>
To: Nathaniel McCallum <npmccallum@...hat.com>, luto@...nel.org
Cc: Neil Horman <nhorman@...hat.com>, x86@...nel.org,
platform-driver-x86@...r.kernel.org, linux-kernel@...r.kernel.org,
mingo@...hat.com, intel-sgx-kernel-dev@...ts.01.org, hpa@...or.com,
dvhart@...radead.org, tglx@...utronix.de, andy@...radead.org,
Peter Jones <pjones@...hat.com>
Subject: Re: [intel-sgx-kernel-dev] [PATCH v11 13/13] intel_sgx: in-kernel
launch enclave
On Wed, 2018-06-20 at 12:28 -0400, Nathaniel McCallum wrote:
> As I understand it, the current policy models under discussion look like this:
>
> 1. SGX w/o FLC (not being merged) looks like this:
> Intel CPU => (Intel signed) launch enclave => enclaves
>
> 2. SGX w/ FLC, looks like this:
> Intel CPU => kernel => launch enclave => enclaves
>
> 3. Andy is proposing this:
> Intel CPU => kernel => enclaves
What if MSRs are not writable after hand over to the OS? It is a legit
configuration at least according to the SDM.
/Jarkko
Powered by blists - more mailing lists