[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <3b44dd54-087c-e10f-4bf5-3728e735ee0c@st.com>
Date: Tue, 26 Jun 2018 11:51:15 +0200
From: Alexandre Torgue <alexandre.torgue@...com>
To: Fabrice Gasnier <fabrice.gasnier@...com>
CC: <robh+dt@...nel.org>, <mcoquelin.stm32@...il.com>,
<mark.rutland@....com>, <linux-arm-kernel@...ts.infradead.org>,
<devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH v3] ARM: dts: stm32: Add ADC support to stm32mp157c
Hi Fabrice
On 05/22/2018 05:45 PM, Fabrice Gasnier wrote:
> stm32mp157c has an ADC block with two physical ADCs.
>
> Signed-off-by: Fabrice Gasnier <fabrice.gasnier@...com>
> ---
> Changes in v3:
> - Add dmas since dmamux1 has been added on top of stm32-next
> ---
> arch/arm/boot/dts/stm32mp157c.dtsi | 36 ++++++++++++++++++++++++++++++++++++
> 1 file changed, 36 insertions(+)
>
> diff --git a/arch/arm/boot/dts/stm32mp157c.dtsi b/arch/arm/boot/dts/stm32mp157c.dtsi
> index b66f673..66d7496 100644
> --- a/arch/arm/boot/dts/stm32mp157c.dtsi
> +++ b/arch/arm/boot/dts/stm32mp157c.dtsi
Applied on stm32-next.
Thanks.
Alex
> @@ -600,6 +600,42 @@
> clocks = <&rcc DMAMUX>;
> };
>
> + adc: adc@...03000 {
> + compatible = "st,stm32mp1-adc-core";
> + reg = <0x48003000 0x400>;
> + interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>;
> + clocks = <&rcc ADC12>, <&rcc ADC12_K>;
> + clock-names = "bus", "adc";
> + interrupt-controller;
> + #interrupt-cells = <1>;
> + #address-cells = <1>;
> + #size-cells = <0>;
> + status = "disabled";
> +
> + adc1: adc@0 {
> + compatible = "st,stm32mp1-adc";
> + #io-channel-cells = <1>;
> + reg = <0x0>;
> + interrupt-parent = <&adc>;
> + interrupts = <0>;
> + dmas = <&dmamux1 9 0x400 0x01>;
> + dma-names = "rx";
> + status = "disabled";
> + };
> +
> + adc2: adc@100 {
> + compatible = "st,stm32mp1-adc";
> + #io-channel-cells = <1>;
> + reg = <0x100>;
> + interrupt-parent = <&adc>;
> + interrupts = <1>;
> + dmas = <&dmamux1 10 0x400 0x01>;
> + dma-names = "rx";
> + status = "disabled";
> + };
> + };
> +
> rcc: rcc@...00000 {
> compatible = "st,stm32mp1-rcc", "syscon";
> reg = <0x50000000 0x1000>;
>
Powered by blists - more mailing lists