[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <b025b8c2-9cfd-466e-ec1c-9fa5e2148904@linaro.org>
Date: Thu, 28 Jun 2018 16:08:59 +0200
From: Daniel Lezcano <daniel.lezcano@...aro.org>
To: Stanley Chu <stanley.chu@...iatek.com>,
Matthias Brugger <matthias.bgg@...il.com>,
Thomas Gleixner <tglx@...utronix.de>,
Rob Herring <robh+dt@...nel.org>
Cc: linux-kernel@...r.kernel.org, linux-mediatek@...ts.infradead.org,
devicetree@...r.kernel.org, wsd_upstream@...iatek.com
Subject: Re: [PATCH v3 5/5] clocksource/drivers/timer-mediatek: Add support
for system timer
On 28/06/2018 12:45, Stanley Chu wrote:
> This patch adds a new "System Timer" on the Mediatek SoCs.
>
> The System Timer is introduced as an always-on timer being
> clockevent device for tick-broadcasting.
>
> For clock, it is driven by 13 MHz system clock.
> The implementation uses the system clock with no clock
> source divider.
>
> For interrupt, the clock event timer can be used by all cores.
>
> Signed-off-by: Stanley Chu <stanley.chu@...iatek.com>
> ---
Please do the GPT prefix in patch 3/5, so this patch will contain 'syst'
addition only.
> drivers/clocksource/timer-mediatek.c | 225 +++++++++++++++++++++++++---------
> 1 file changed, 167 insertions(+), 58 deletions(-)
>
> diff --git a/drivers/clocksource/timer-mediatek.c b/drivers/clocksource/timer-mediatek.c
> index d94d8e1..6878736 100644
> --- a/drivers/clocksource/timer-mediatek.c
> +++ b/drivers/clocksource/timer-mediatek.c
> @@ -26,32 +26,46 @@
> #include <linux/slab.h>
> #include "timer-of.h"
>
> -#define GPT_IRQ_EN_REG 0x00
> -#define GPT_IRQ_ENABLE(val) BIT((val) - 1)
> -#define GPT_IRQ_ACK_REG 0x08
> -#define GPT_IRQ_ACK(val) BIT((val) - 1)
> -
> -#define TIMER_CTRL_REG(val) (0x10 * (val))
> -#define TIMER_CTRL_OP(val) (((val) & 0x3) << 4)
> -#define TIMER_CTRL_OP_ONESHOT (0)
> -#define TIMER_CTRL_OP_REPEAT (1)
> -#define TIMER_CTRL_OP_FREERUN (3)
> -#define TIMER_CTRL_CLEAR (2)
> -#define TIMER_CTRL_ENABLE (1)
> -#define TIMER_CTRL_DISABLE (0)
> -
> -#define TIMER_CLK_REG(val) (0x04 + (0x10 * (val)))
> -#define TIMER_CLK_SRC(val) (((val) & 0x1) << 4)
> -#define TIMER_CLK_SRC_SYS13M (0)
> -#define TIMER_CLK_SRC_RTC32K (1)
> -#define TIMER_CLK_DIV1 (0x0)
> -#define TIMER_CLK_DIV2 (0x1)
> -
> -#define TIMER_CNT_REG(val) (0x08 + (0x10 * (val)))
> -#define TIMER_CMP_REG(val) (0x0C + (0x10 * (val)))
> -
> -#define GPT_CLK_EVT 1
> -#define GPT_CLK_SRC 2
> +#define TIMER_CLK_EVT (1)
> +#define TIMER_CLK_SRC (2)
> +
> +#define TIMER_SYNC_TICKS (3)
> +
> +/* gpt */
> +#define GPT_IRQ_EN_REG 0x00
> +#define GPT_IRQ_ENABLE(val) BIT((val) - 1)
> +#define GPT_IRQ_ACK_REG 0x08
> +#define GPT_IRQ_ACK(val) BIT((val) - 1)
> +
> +#define GPT_CTRL_REG(val) (0x10 * (val))
> +#define GPT_CTRL_OP(val) (((val) & 0x3) << 4)
> +#define GPT_CTRL_OP_ONESHOT (0)
> +#define GPT_CTRL_OP_REPEAT (1)
> +#define GPT_CTRL_OP_FREERUN (3)
> +#define GPT_CTRL_CLEAR (2)
> +#define GPT_CTRL_ENABLE (1)
> +#define GPT_CTRL_DISABLE (0)
> +
> +#define GPT_CLK_REG(val) (0x04 + (0x10 * (val)))
> +#define GPT_CLK_SRC(val) (((val) & 0x1) << 4)
> +#define GPT_CLK_SRC_SYS13M (0)
> +#define GPT_CLK_SRC_RTC32K (1)
> +#define GPT_CLK_DIV1 (0x0)
> +#define GPT_CLK_DIV2 (0x1)
> +
> +#define GPT_CNT_REG(val) (0x08 + (0x10 * (val)))
> +#define GPT_CMP_REG(val) (0x0C + (0x10 * (val)))
Please do the GPT prefix in patch 3/5, so this patch will contain 'syst'
addition only and will make review easier.
Thanks.
--
<http://www.linaro.org/> Linaro.org │ Open source software for ARM SoCs
Follow Linaro: <http://www.facebook.com/pages/Linaro> Facebook |
<http://twitter.com/#!/linaroorg> Twitter |
<http://www.linaro.org/linaro-blog/> Blog
Powered by blists - more mailing lists