linux-kernel - Re: 答复: KVM guest sometimes failed to boot because of kernel stack overflow if KPTI is enabled on a hisilicon ARM64 platform.

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [thread-next>] [day] [month] [year] [list]

Message-ID: <20180628162417.s4mcoaow3dgpodew@lakrids.cambridge.arm.com>
Date:   Thu, 28 Jun 2018 17:24:17 +0100
From:   Mark Rutland <mark.rutland@....com>
To:     "Wangxuefeng (E)" <wxf.wang@...ilicon.com>
Cc:     "xuwei (O)" <xuwei5@...wei.com>,
        "will.deacon" <will.deacon@....com>,
        "james.morse" <james.morse@....com>,
        "catalin.marinas" <catalin.marinas@....com>,
        Linuxarm <linuxarm@...wei.com>,
        Zhangyi ac <zhangyi.ac@...wei.com>,
        "suzuki.poulose" <suzuki.poulose@....com>,
        "marc.zyngier" <marc.zyngier@....com>,
        "Xiongfanggou (James)" <james.xiong@...wei.com>,
        linux-arm-kernel <linux-arm-kernel@...ts.infradead.org>,
        linux-kernel <linux-kernel@...r.kernel.org>,
        "dave.martin" <dave.martin@....com>,
        "Liyuan (Larry, Turing Solution)" <Larry.T@...wei.com>,
        Libeijian <libeijian@...ilicon.com>,
        Zhangxiquan <zhangxiquan@...ilicon.com>,
        dingshuai <dingshuai1@...wei.com>,
        "Guohanjun (Hanjun Guo)" <guohanjun@...wei.com>,
        "Liguozhu (Kenneth)" <liguozhu@...ilicon.com>
Subject: Re: 答复: KVM guest sometimes failed to boot because of kernel stack
 overflow if KPTI is enabled on a hisilicon ARM64 platform.

On Thu, Jun 28, 2018 at 04:08:24PM +0000, Wangxuefeng (E) wrote:
> Hi, mark
>      Your means is that DMB must  make sure the completion of prior load/store
> or CMO  and make sure the data is visible to all obsevers (no matter device or
> cacheable).   DMB not only keep order?

Not quite -- DMB does not guarantee completion.

However, DMB must guarantee that loads/stores and CMOs are ordered on
the bus, all the way to the PoC.

Thanks,
Mark.