linux-kernel - Re: [PATCH v3 2/6] arm64: dts: actions: Add Actions Semiconductor S900 I2C controller nodes

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <F8B97397-EBE6-400A-A9A8-CD415EE24C55@axentia.se>
Date:   Sat, 30 Jun 2018 22:57:46 +0200
From:   Peter Rosin <peda@...ntia.se>
To:     Manivannan Sadhasivam <manivannan.sadhasivam@...aro.org>,
        wsa@...-dreams.de, robh+dt@...nel.org, afaerber@...e.de
CC:     linus.walleij@...aro.org, linux-i2c@...r.kernel.org,
        liuwei@...ions-semi.com, mp-cs@...ions-semi.com,
        96boards@...obotics.com, devicetree@...r.kernel.org,
        andy.shevchenko@...il.com, daniel.thompson@...aro.org,
        amit.kucheria@...aro.org, linux-arm-kernel@...ts.infradead.org,
        linux-gpio@...r.kernel.org, linux-kernel@...r.kernel.org,
        hzhang@...obotics.com, bdong@...obotics.com,
        manivannanece23@...il.com, thomas.liau@...ions-semi.com,
        jeff.chen@...ions-semi.com
Subject: Re: [PATCH v3 2/6] arm64: dts: actions: Add Actions Semiconductor S900 I2C controller nodes

On June 30, 2018 3:33:26 PM GMT+02:00, Manivannan Sadhasivam <manivannan.sadhasivam@...aro.org> wrote:
>Add I2C controller nodes for Actions Semiconductor S900 SoC.
>
>Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@...aro.org>
>---
> arch/arm64/boot/dts/actions/s900.dtsi | 60 +++++++++++++++++++++++++++
> 1 file changed, 60 insertions(+)
>
>diff --git a/arch/arm64/boot/dts/actions/s900.dtsi
>b/arch/arm64/boot/dts/actions/s900.dtsi
>index 7ae8b931f000..6f7b89edbe4d 100644
>--- a/arch/arm64/boot/dts/actions/s900.dtsi
>+++ b/arch/arm64/boot/dts/actions/s900.dtsi
>@@ -174,6 +174,66 @@
> 			#clock-cells = <1>;
> 		};
> 
>+		i2c0: i2c@...70000 {
>+			compatible = "actions,s900-i2c";
>+			reg = <0 0xe0170000 0 0x1000>;
>+			interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>;
>+			#address-cells = <1>;
>+			#size-cells = <0>;
>+			status = "disabled";
>+			pinctrl-names = "default";
>+			pinctrl-0 = <&i2c0_default>;
>+		};
>+
>+		i2c1: i2c@...72000 {
>+			compatible = "actions,s900-i2c";
>+			reg = <0 0xe0172000 0 0x1000>;
>+			interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
>+			#address-cells = <1>;
>+			#size-cells = <0>;
>+			status = "disabled";
>+			pinctrl-names = "default";
>+			pinctrl-0 = <&i2c1_default>;
>+		};
>+
>+		i2c2: i2c@...74000 {
>+			compatible = "actions,s900-i2c";
>+			reg = <0 0xe0174000 0 0x1000>;
>+			interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
>+			#address-cells = <1>;
>+			#size-cells = <0>;
>+			status = "disabled";
>+			pinctrl-names = "default";
>+			pinctrl-0 = <&i2c2_default>;
>+		};
>+
>+		i2c3: i2c@...76000 {
>+			compatible = "actions,s900-i2c";
>+			reg = <0 0xe0176000 0 0x1000>;
>+			interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
>+			#address-cells = <1>;
>+			#size-cells = <0>;
>+			status = "disabled";
>+		};
>+
>+		i2c4: i2c@...78000 {
>+			compatible = "actions,s900-i2c";
>+			reg = <0 0xe0178000 0 0x1000>;
>+			interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
>+			#address-cells = <1>;
>+			#size-cells = <0>;
>+			status = "disabled";
>+		};
>+
>+		i2c5: i2c@...7a000 {
>+			compatible = "actions,s900-i2c";
>+			reg = <0 0xe017a000 0 0x1000>;
>+			interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
>+			#address-cells = <1>;
>+			#size-cells = <0>;
>+			status = "disabled";
>+		};
>+
> 		pinctrl: pinctrl@...b0000 {
> 			compatible = "actions,s900-pinctrl";
> 			reg = <0x0 0xe01b0000 0x0 0x1000>;

This patch *still* depends on patch 3/6. You need to reorder the series so that it is properly bisectable.

Cheers,
Peter