[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <153111810881.143105.16566097827979485161@swboyd.mtv.corp.google.com>
Date: Sun, 08 Jul 2018 23:35:08 -0700
From: Stephen Boyd <sboyd@...nel.org>
To: Michael Turquette <mturquette@...libre.com>,
Taniya Das <tdas@...eaurora.org>
Cc: Andy Gross <andy.gross@...aro.org>,
David Brown <david.brown@...aro.org>,
Rajendra Nayak <rnayak@...eaurora.org>,
Amit Nischal <anischal@...eaurora.org>,
linux-arm-msm@...r.kernel.org, linux-soc@...r.kernel.org,
linux-clk@...r.kernel.org, linux-kernel@...r.kernel.org,
Taniya Das <tdas@...eaurora.org>
Subject: Re: [PATCH v2 2/2] clk: qcom: gcc: Register QUPv3 RCGs for DFS on SDM845
Quoting Taniya Das (2018-06-28 04:47:31)
> @@ -3437,7 +3457,12 @@ static int gcc_sdm845_probe(struct platform_device *pdev)
> regmap_update_bits(regmap, 0x48190, BIT(0), 0x1);
> regmap_update_bits(regmap, 0x52004, BIT(22), 0x1);
>
> - return qcom_cc_really_probe(pdev, &gcc_sdm845_desc, regmap);
> + ret = qcom_cc_really_probe(pdev, &gcc_sdm845_desc, regmap);
> + if (ret)
> + return ret;
> +
> + return qcom_cc_register_rcg_dfs(pdev, gcc_dfs_clocks,
> + ARRAY_SIZE(gcc_dfs_clocks));
This looks backwards. We shouldn't expose the clks to drivers and then
make their functionality work by registering dfs clks. The order should
be swapped.
Powered by blists - more mailing lists