[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <1531149658-27030-4-git-send-email-clabbe@baylibre.com>
Date: Mon, 9 Jul 2018 15:20:57 +0000
From: Corentin Labbe <clabbe@...libre.com>
To: linux@...linux.org.uk, mark.rutland@....com,
maxime.ripard@...e-electrons.com, robh+dt@...nel.org,
tj@...nel.org, wens@...e.org
Cc: devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-ide@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-sunxi@...glegroups.com, icenowy@...c.io,
Corentin Labbe <clabbe@...libre.com>
Subject: [PATCH v2 3/4] ARM: dts: sun8i: r40: add sata node
R40 have a sata controller which is the same as A20.
This patch adds a DT node for it.
Signed-off-by: Icenowy Zheng <icenowy@...c.io>
Signed-off-by: Corentin Labbe <clabbe@...libre.com>
---
arch/arm/boot/dts/sun8i-r40.dtsi | 9 +++++++++
1 file changed, 9 insertions(+)
diff --git a/arch/arm/boot/dts/sun8i-r40.dtsi b/arch/arm/boot/dts/sun8i-r40.dtsi
index e366b76b47ce..df5b90faca59 100644
--- a/arch/arm/boot/dts/sun8i-r40.dtsi
+++ b/arch/arm/boot/dts/sun8i-r40.dtsi
@@ -551,6 +551,15 @@
#size-cells = <0>;
};
+ ahci: sata@...8000 {
+ compatible = "allwinner,sun8i-r40-ahci";
+ reg = <0x01c18000 0x1000>;
+ interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&ccu CLK_BUS_SATA>, <&ccu CLK_SATA>;
+ resets = <&ccu RST_BUS_SATA>;
+ status = "disabled";
+ };
+
gmac: ethernet@...0000 {
compatible = "allwinner,sun8i-r40-gmac";
syscon = <&ccu>;
--
2.16.4
Powered by blists - more mailing lists