| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20180716153747.GC25412@tassilo.jf.intel.com>
Date: Mon, 16 Jul 2018 08:37:47 -0700
From: Andi Kleen <ak@...ux.intel.com>
To: Juan <genomeme@...il.com>
Cc: peterz@...radead.org, mingo@...hat.com, acme@...nel.org,
jolsa@...hat.com, alexander.shishkin@...ux.intel.com,
namhyung@...nel.org, linux-kernel@...r.kernel.org
Subject: Re: Perf JSON events mismatch with Intel SDM
> The semantic difference being, as far as I can tell, that the "GT"
> counters do not sample randomly, but will rather offer a precise count of
> loads meeting the stated condition.Â
It's all the same underlying hardware event. The only difference is what threshold
is used for filtering the loads.
-Andi
Powered by blists - more mailing lists