[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20180717142314.32337-1-alexandre.belloni@bootlin.com>
Date: Tue, 17 Jul 2018 16:23:09 +0200
From: Alexandre Belloni <alexandre.belloni@...tlin.com>
To: Mark Brown <broonie@...nel.org>, James Hogan <jhogan@...nel.org>
Cc: Paul Burton <paul.burton@...s.com>, linux-spi@...r.kernel.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-mips@...ux-mips.org,
Thomas Petazzoni <thomas.petazzoni@...tlin.com>,
Allan Nielsen <allan.nielsen@...rosemi.com>,
Alexandre Belloni <alexandre.belloni@...tlin.com>
Subject: [PATCH 0/5] Add support for MSCC Ocelot SPI
Hello,
The MSCC MIPS SoC line uses a designware IP for the SPI controller but
still requires some special handling to give control of the SPI
interface to the IP and also has a specific handling for the chip
select.
Patches 1 to 3 should go through the SPI tree while 4 and 5 should
probably got throught the MIPS tree once patch 3 has been reviewed by
the DT maintainers.
Alexandre Belloni (5):
spi: dw: fix possible race condition
spi: dw: allow providing own set_cs callback
spi: dw-mmio: add MSCC Ocelot support
mips: dts: mscc: Add spi on Ocelot
mips: dts: mscc: enable spi and NOR flash support on ocelot PCB123
.../bindings/spi/snps,dw-apb-ssi.txt | 5 +-
arch/mips/boot/dts/mscc/ocelot.dtsi | 11 +++
arch/mips/boot/dts/mscc/ocelot_pcb123.dts | 10 +++
drivers/spi/spi-dw-mmio.c | 86 +++++++++++++++++++
drivers/spi/spi-dw.c | 6 +-
drivers/spi/spi-dw.h | 1 +
6 files changed, 116 insertions(+), 3 deletions(-)
--
2.18.0
Powered by blists - more mailing lists