linux-kernel - [PATCH v1 03/04] arm: dts: actions: Enable clock controller for Actions Semi S500 SoC

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [day] [month] [year] [list]

Message-ID: <CADHB5bDhdXonoSUahgxqV8_rcUwYxvh3t9WDNN4YO8g7KSt07Q@mail.gmail.com>
Date:   Wed, 18 Jul 2018 12:54:44 -0300
From:   Edgar Bernardi Righi <edgar.righi@...tec.org.br>
To:     linux-arm-kernel@...ts.infradead.org, devicetree@...r.kernel.org,
        linux-kernel@...r.kernel.org, linux-clk@...r.kernel.org
Cc:     Daniel Lezcano <daniel.lezcano@...aro.org>, linux@...linux.org.uk,
        Manivannan Sadhasivam <manivannan.sadhasivam@...aro.org>,
        Guilherme G. Simões 
        <guilherme.simoes@...tec.org.br>,
        Jon maddog Hall <jon.maddog.hall@...il.com>,
        mkzuffo@....usp.br,
        Andreas Färber <afaerber@...e.de>,
        sboyd@...nel.org, mark.rutland@....com, linux@...ietech.com,
        support@...ietech.com, catalin.marinas@....com,
        Michael Turquette <mturquette@...libre.com>,
        will.deacon@....com, thomas liau <thomas.liau@...ions-semi.com>,
        darren@...ietech.com, robh+dt@...nel.org,
        jeff.chen@...ions-semi.com, pn@...x.de, mp-cs@...ions-semi.com,
        Laisa Costa - LSI-TEC <laisa.costa@...tec.org.br>
Subject: [PATCH v1 03/04] arm: dts: actions: Enable clock controller for
 Actions Semi S500 SoC

Enable clock controller for Actions Semi S500 SoC on owl-s500 device tree.
Tested on a Lemaker Guitar board.

File(s) updated: "/arch/arm/boot/dts/owl-s500.dtsi"

Signed-off-by: Edgar Bernardi Righi <edgar.righi@...tec.org.br>

diff -uprN -X vanilla/Documentation/dontdiff
vanilla/arch/arm/boot/dts/owl-s500.dtsi
linux/arch/arm/boot/dts/owl-s500.dtsi
--- vanilla/arch/arm/boot/dts/owl-s500.dtsi    2018-07-17
13:07:15.675710000 -0300
+++ linux/arch/arm/boot/dts/owl-s500.dtsi    2018-07-18 12:51:07.875364441 -0300
@@ -2,12 +2,14 @@
  * Actions Semi S500 SoC
  *
  * Copyright (c) 2016-2017 Andreas Färber
+ * Copyright (c) 2018-2018 Edgar Bernardi Righi
  *
  * SPDX-License-Identifier: (GPL-2.0+ OR MIT)
  */

 #include <dt-bindings/interrupt-controller/arm-gic.h>
 #include <dt-bindings/power/owl-s500-powergate.h>
+#include <dt-bindings/clock/actions,s500-cmu.h>

 / {
     compatible = "actions,s500";
@@ -71,6 +73,12 @@
         #clock-cells = <0>;
     };

+    losc: losc {
+        compatible = "fixed-clock";
+        clock-frequency = <32678>;
+        #clock-cells = <0>;
+    };
+
     soc {
         compatible = "simple-bus";
         #address-cells = <1>;
@@ -170,6 +178,13 @@
             status = "disabled";
         };

+        cmu: clock-controller@...60000 {
+            compatible = "actions,s500-cmu";
+            reg = <0xb0160000 0x8000>;
+            clocks = <&hosc>, <&losc>;
+            #clock-cells = <1>;
+        };
+
         timer: timer@...68000 {
             compatible = "actions,s500-timer";
             reg = <0xb0168000 0x8000>;