[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20180720123139.2k3tze6rrfnkhksx@kshutemo-mobl1>
Date: Fri, 20 Jul 2018 15:31:39 +0300
From: "Kirill A. Shutemov" <kirill@...temov.name>
To: Dave Hansen <dave.hansen@...el.com>
Cc: "Kirill A. Shutemov" <kirill.shutemov@...ux.intel.com>,
Ingo Molnar <mingo@...hat.com>, x86@...nel.org,
Thomas Gleixner <tglx@...utronix.de>,
"H. Peter Anvin" <hpa@...or.com>,
Tom Lendacky <thomas.lendacky@....com>,
Kai Huang <kai.huang@...ux.intel.com>,
Jacob Pan <jacob.jun.pan@...ux.intel.com>,
linux-kernel@...r.kernel.org, linux-mm@...ck.org
Subject: Re: [PATCHv5 07/19] x86/mm: Mask out KeyID bits from page table
entry pfn
On Thu, Jul 19, 2018 at 07:19:01AM -0700, Dave Hansen wrote:
> On 07/19/2018 02:54 AM, Kirill A. Shutemov wrote:
> > On Wed, Jul 18, 2018 at 04:13:20PM -0700, Dave Hansen wrote:
> >> On 07/17/2018 04:20 AM, Kirill A. Shutemov wrote:
> >>> + } else {
> >>> + /*
> >>> + * Reset __PHYSICAL_MASK.
> >>> + * Maybe needed if there's inconsistent configuation
> >>> + * between CPUs.
> >>> + */
> >>> + physical_mask = (1ULL << __PHYSICAL_MASK_SHIFT) - 1;
> >>> + }
> >> This seems like an appropriate place for a WARN_ON(). Either that, or
> >> axe this code.
> > There's pr_err_once() above in the function.
>
> Do you mean for the (tme_activate != tme_activate_cpu0) check?
>
> But that's about double-activating this feature. This check is about an
> inconsistent configuration between two CPUs which seems totally different.
>
> Could you explain?
(tme_activate != tme_activate_cpu0) check is about inconsistent
configuration. It checks if MSR's content on the given CPU matches MSR on
CPU0.
--
Kirill A. Shutemov
Powered by blists - more mailing lists