linux-kernel - [PATCH v2 0/4] Add support for MSCC Ocelot SPI

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [thread-next>] [day] [month] [year] [list]

Message-Id: <20180727120535.16504-1-alexandre.belloni@bootlin.com>
Date:   Fri, 27 Jul 2018 14:05:31 +0200
From:   Alexandre Belloni <alexandre.belloni@...tlin.com>
To:     Mark Brown <broonie@...nel.org>, James Hogan <jhogan@...nel.org>
Cc:     Paul Burton <paul.burton@...s.com>, linux-spi@...r.kernel.org,
        devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
        linux-mips@...ux-mips.org,
        Thomas Petazzoni <thomas.petazzoni@...tlin.com>,
        Allan Nielsen <allan.nielsen@...rosemi.com>,
        Alexandre Belloni <alexandre.belloni@...tlin.com>
Subject: [PATCH v2 0/4] Add support for MSCC Ocelot SPI

Hello,

The MSCC MIPS SoC line uses a designware IP for the SPI controller but
still requires some special handling to give control of the SPI
interface to the IP and also has a specific handling for the chip
select.

Changes in v2:
 - Removed already applied patches
 - separated DT binding changes from the driver patch

Alexandre Belloni (4):
  dt-bindings: spi: snps,dw-apb-ssi: document Microsemi integration
  spi: dw-mmio: add MSCC Ocelot support
  mips: dts: mscc: Add spi on Ocelot
  mips: dts: mscc: enable spi and NOR flash support on ocelot PCB123

 arch/mips/boot/dts/mscc/ocelot.dtsi       | 11 +++
 arch/mips/boot/dts/mscc/ocelot_pcb123.dts | 10 +++
 drivers/spi/spi-dw-mmio.c                 | 91 +++++++++++++++++++++++
 3 files changed, 112 insertions(+)

-- 
2.18.0