[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CACRpkdaDy5MGPMxh3GYFHL9VqTv44=t6J=xu_0sdXc4OHFo84g@mail.gmail.com>
Date: Sun, 29 Jul 2018 22:11:36 +0200
From: Linus Walleij <linus.walleij@...aro.org>
To: Alexandre TORGUE <alexandre.torgue@...com>
Cc: Maxime Coquelin <mcoquelin.stm32@...il.com>,
Rob Herring <robh+dt@...nel.org>,
Mark Rutland <mark.rutland@....com>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
"open list:GPIO SUBSYSTEM" <linux-gpio@...r.kernel.org>,
Linux ARM <linux-arm-kernel@...ts.infradead.org>,
"open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS"
<devicetree@...r.kernel.org>,
Amelie Delaunay <amelie.delaunay@...com>
Subject: Re: [PATCH 2/2] pinctrl: stm32: check node status before new gpio
bank registering
On Mon, Jul 16, 2018 at 2:57 PM Alexandre Torgue
<alexandre.torgue@...com> wrote:
> Register a new GPIO bank only if GPIO bank node is enabled. This patch also
> adds checks on ranges which are defined only if a bank is registered.
>
> Signed-off-by: Alexandre Torgue <alexandre.torgue@...com>
Patch applied.
Alexandre can you check the discussion we've had about using
GPIOLIB_IRQCHIP for multi-bank GPIOs with several IRQ
lines as per drivers/gpio/gpio-tegra186.c?
Is this approach applicable for STM32 so we can pull
more stuff in under GPIOLIB_IRQCHIP?
Yours,
Linus Walleij
Powered by blists - more mailing lists