linux-kernel - Re: [PATCH v3 3/4] arm64: dts: rockchip: add core dtsi file for PX30 SoCs

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <5420010.G1GNdo6K2G@phil>
Date:   Thu, 02 Aug 2018 13:58:51 +0200
From:   Heiko Stuebner <heiko@...ech.de>
To:     cl@...k-chips.com
Cc:     robh+dt@...nel.org, mark.rutland@....com,
        klaus.goger@...obroma-systems.com, hjc@...k-chips.com,
        jagan@...rulasolutions.com, djw@...hip.com.cn,
        jacob-chen@...wrt.com, devicetree@...r.kernel.org,
        linux-arm-kernel@...ts.infradead.org,
        linux-rockchip@...ts.infradead.org, linux-kernel@...r.kernel.org,
        ulf.hansson@...aro.org, linux-mmc@...r.kernel.org,
        frank.wang@...k-chips.com, lgirdwood@...il.com, broonie@...nel.org,
        alsa-devel@...a-project.org, gregkh@...uxfoundation.org,
        catalin.marinas@....com, will.deacon@....com,
        yamada.masahiro@...ionext.com, arnd@...db.de,
        zhangqing@...k-chips.com, shawn.lin@...k-chips.com,
        kever.yang@...k-chips.com, david.wu@...k-chips.com,
        huangtao@...k-chips.com, tony.xie@...k-chips.com,
        sugar.zhang@...k-chips.com, huibin.hong@...k-chips.com,
        william.wu@...k-chips.com, sandy.huang@...k-chips.com
Subject: Re: [PATCH v3 3/4] arm64: dts: rockchip: add core dtsi file for PX30 SoCs

Hi,

Am Mittwoch, 1. August 2018, 10:45:15 CEST schrieb cl@...k-chips.com:
> From: Liang Chen <cl@...k-chips.com>
> 
> This patch adds core dtsi file for Rockchip PX30 SoCs.
> 
> Signed-off-by: Liang Chen <cl@...k-chips.com>

applied with the following changes:
- some reordering
- cpu properties should be present in all cpu nodes (clocks etc)
- added dma-names to uarts
- dropped #dma-cells from uarts+spi (only for dma-controllers)
- dropped phy-names from usb nodes without actual phys
  (please readd once you have phy support)
- dropped the gamma_lut + reg-names and spanned the
  registers till below the iommu, similar to all other socs we have
- dropped the high_speed pinctrl state from the spi nodes
  (not part of mainline dt-binding)
- dropped peripherals-req-type-burst from the dmac
  (not part of mainline dt-binding)
- split out dwc2 into separate patch to be applied once the binding lands
- set #sound-dai-cells in px30.dtsi ... property of the i2s controller
  and doesn't change per board


Heiko