[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <1535705763-26369-3-git-send-email-yogeshnarayan.gaur@nxp.com>
Date: Fri, 31 Aug 2018 14:26:03 +0530
From: Yogesh Gaur <yogeshnarayan.gaur@....com>
To: linux-mtd@...ts.infradead.org, boris.brezillon@...tlin.com,
linux-spi@...r.kernel.org, marek.vasut@...il.com
Cc: computersforpeace@...il.com, frieder.schrempf@...eet.de,
linux-kernel@...r.kernel.org, david.wolfe@....com,
Yogesh Gaur <yogeshnarayan.gaur@....com>
Subject: [PATCH 2/2] mtd: spi-nor: add entry for mt35xu512aba flash
Add entry for mt35xu512aba Micron NOR flash.
This flash is having uniform sector erase size of 128KB, have
support of FSR(flag status register), flash size is 64MB and
supports 4-byte commands.
Signed-off-by: Yogesh Gaur <yogeshnarayan.gaur@....com>
---
drivers/mtd/spi-nor/spi-nor.c | 3 +++
1 file changed, 3 insertions(+)
diff --git a/drivers/mtd/spi-nor/spi-nor.c b/drivers/mtd/spi-nor/spi-nor.c
index 33a55bc..6042df8 100644
--- a/drivers/mtd/spi-nor/spi-nor.c
+++ b/drivers/mtd/spi-nor/spi-nor.c
@@ -1113,6 +1113,9 @@ static int spi_nor_is_locked(struct mtd_info *mtd, loff_t ofs, uint64_t len)
{ "n25q00a", INFO(0x20bb21, 0, 64 * 1024, 2048, SECT_4K | USE_FSR | SPI_NOR_QUAD_READ | NO_CHIP_ERASE) },
{ "mt25qu02g", INFO(0x20bb22, 0, 64 * 1024, 4096, SECT_4K | USE_FSR | SPI_NOR_QUAD_READ | NO_CHIP_ERASE) },
+ /* Micron */
+ { "mt35xu512aba", INFO(0x2c5b1a, 0, 128 * 1024, 512, SECT_4K | USE_FSR | SPI_NOR_4B_OPCODES) },
+
/* PMC */
{ "pm25lv512", INFO(0, 0, 32 * 1024, 2, SECT_4K_PMC) },
{ "pm25lv010", INFO(0, 0, 32 * 1024, 4, SECT_4K_PMC) },
--
1.9.1
Powered by blists - more mailing lists