linux-kernel - Re: [PATCH 0/2] ARM: dts: socfpga: Add support for PMU on Arria5/Cyclone5

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <b575b848-ffaa-43cd-ee70-8538ede3eca8@gmail.com>
Date:   Fri, 31 Aug 2018 05:06:57 +0200
From:   Marek Vasut <marek.vasut@...il.com>
To:     Dinh Nguyen <dinguyen@...nel.org>,
        Florian Vaussard <florian.vaussard@...il.com>
Cc:     Mark Rutland <mark.rutland@....com>, devicetree@...r.kernel.org,
        Alberto Dassatti <alberto.dassatti@...g-vd.ch>,
        linux-kernel@...r.kernel.org,
        Florian Vaussard <florian.vaussard@...g-vd.ch>,
        Rob Herring <robh+dt@...nel.org>,
        linux-arm-kernel@...ts.infradead.org
Subject: Re: [PATCH 0/2] ARM: dts: socfpga: Add support for PMU on
 Arria5/Cyclone5

On 03/08/2017 04:19 PM, Dinh Nguyen wrote:
> 
> 
> On 02/28/2017 09:52 AM, Florian Vaussard wrote:
>> Hi,
>>
>> These patches add suport for ARM Performance Monitor Units on Arria5 and
>> Cyclone5 SoCFPGA. This was tested on a Cyclone 5 SoC DK board.
>>
>> Side note: the same change can be probably applied to Arria10 as well,
>> but we do not have the hardware here to test.
>>
>> Regards,
>> Florian
>>
>> Florian Vaussard (2):
>>   ARM: dts: socfpga: Add labels for CPU nodes
>>   ARM: dts: socfpga: Add support for PMU
>>
>>  arch/arm/boot/dts/socfpga.dtsi | 13 +++++++++++--
>>  1 file changed, 11 insertions(+), 2 deletions(-)
>>
> 
> Applied!

I have to wonder how this was tested. I tried this on 4.14.y, but when I
do "perf record -e cycles", I get no samples. Moreover, when I check the
PMU interrupts, "grep pmu /proc/interrupts", it shows 0 interrupts from
the ARM PMU all the time.

Why am I not getting any PMU interrupts when using perf ?

-- 
Best regards,
Marek Vasut