[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20180901224348.25011-1-martin.blumenstingl@googlemail.com>
Date: Sun, 2 Sep 2018 00:43:48 +0200
From: Martin Blumenstingl <martin.blumenstingl@...glemail.com>
To: bmh@...ti.org.br
Cc: John.Youn@...opsys.com, alexandre.torgue@...com,
gregkh@...uxfoundation.org, hminas@...opsys.com,
linux-kernel@...r.kernel.org, linux-usb@...r.kernel.org
Subject: [PATCH] usb: dwc2: Fix call location of dwc2_check_core_endianness
> Some SoC/IP as STM32F469, the snpsid can only be read after clock is
> enabled, otherwise it will read as 0, and the dwc2_check_core_endianness
> will assume the core and AHB have opposite endianness, leading to the
> following error:
>
> [ 1.976339] dwc2 50000000.usb: 50000000.usb supply vusb_d not found, using dummy regulator
> [ 1.986124] dwc2 50000000.usb: Linked as a consumer to regulator.0
> [ 1.992711] dwc2 50000000.usb: 50000000.usb supply vusb_a not found, using dummy regulator
> [ 2.003672] dwc2 50000000.usb: dwc2_core_reset: HANG! AHB Idle timeout GRSTCTL GRSTCTL_AHBIDLE
> [ 2.015176] dwc2: probe of 50000000.usb failed with error -16
>
> The proposed patch changes the location where dwc2_check_core_endianness
> is called, allowing the clock peripheral to be enabled first.
>
> Signed-off-by: Bruno Meirelles Herrera <bmh@...ti.org.br>
Tested-by: Martin Blumenstingl <martin.blumenstingl@...glemail.com>
This fixes the same error on my Odroid-C1 (Meson8b SoC).
Thank you for spotting and fixing this!
Regards
Martin
Powered by blists - more mailing lists