[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20180905070153.a5ba6razlhdwdjde@flea>
Date: Wed, 5 Sep 2018 09:01:53 +0200
From: Maxime Ripard <maxime.ripard@...tlin.com>
To: Stephen Boyd <sboyd@...nel.org>
Cc: Chen-Yu Tsai <wens@...e.org>, Icenowy Zheng <icenowy@...c.io>,
linux-sunxi@...glegroups.com, linux-clk@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH] clk: sunxi-ng: sun50i: h6: Add 2x fixed post-divider to
MMC module clocks
On Mon, Aug 27, 2018 at 01:23:54PM -0700, Stephen Boyd wrote:
> Quoting Icenowy Zheng (2018-08-20 06:40:13)
> > On the H6, the MMC module clocks are fixed in the new timing mode,
> > i.e. they do not have a bit to select the mode. These clocks have
> > a 2x divider somewhere between the clock and the MMC module.
> >
> > To be consistent with other SoCs supporting the new timing mode,
> > we model the 2x divider as a fixed post-divider on the MMC module
> > clocks.
> >
> > This patch adds the post-dividers to the MMC clocks, following the
> > approach on A64.
> >
> > Fixes: 542353ea ("clk: sunxi-ng: add support for the Allwinner H6 CCU")
>
> This commit doesn't exist. Did you mean:
>
> 524353ea48
>
> instead?
I changed it. Please also use 12-characters commit IDs, as recommended
in the kernel documentation.
Maxime
--
Maxime Ripard, Bootlin
Embedded Linux and Kernel engineering
https://bootlin.com
Download attachment "signature.asc" of type "application/pgp-signature" (834 bytes)
Powered by blists - more mailing lists