[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20180905072151.3jqfpzuawyohov3f@flea>
Date: Wed, 5 Sep 2018 09:21:51 +0200
From: Maxime Ripard <maxime.ripard@...tlin.com>
To: Icenowy Zheng <icenowy@...c.io>
Cc: Chen-Yu Tsai <wens@...e.org>,
Jagan Teki <jagan@...rulasolutions.com>,
Jernej Skrabec <jernej.skrabec@...l.net>,
dri-devel@...ts.freedesktop.org, devicetree@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
linux-clk@...r.kernel.org, linux-sunxi@...glegroups.com
Subject: Re: [PATCH v4 07/11] dt-bindings: clock: sun50i-a64-ccu: Add
PLL_VIDEO0 macro
On Tue, Sep 04, 2018 at 12:40:49PM +0800, Icenowy Zheng wrote:
> From: Jagan Teki <jagan@...rulasolutions.com>
>
> Allwinner A64 HDMI PHY clock has PLL_VIDEO0 as a parent.
>
> Include the macro on dt-bindings so-that the same can be used
> while defining CCU clock phandles.
>
> Signed-off-by: Jagan Teki <jagan@...rulasolutions.com>
> Reviewed-by: Rob Herring <robh@...nel.org>
> Signed-off-by: Icenowy Zheng <icenowy@...c.io>
Applied, thanks!
Maxime
--
Maxime Ripard, Bootlin
Embedded Linux and Kernel engineering
https://bootlin.com
Download attachment "signature.asc" of type "application/pgp-signature" (834 bytes)
Powered by blists - more mailing lists