lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20180910112443.GD12979@infradead.org>
Date:   Mon, 10 Sep 2018 04:24:43 -0700
From:   Christoph Hellwig <hch@...radead.org>
To:     Atish Patra <atish.patra@....com>
Cc:     palmer@...ive.com, linux-riscv@...ts.infradead.org,
        hch@...radead.org, anup@...infault.org, mark.rutland@....com,
        Damien.LeMoal@....com, jason@...edaemon.net,
        ard.biesheuvel@...aro.org, marc.zyngier@....com,
        gregkh@...uxfoundation.org, dmitriy@...-tech.org,
        linux-kernel@...r.kernel.org, jeremy.linton@....com,
        catalin.marinas@....com, tglx@...utronix.de
Subject: Re: [PATCH v3 04/12] RISC-V: Disable preemption before enabling
 interrupts

On Thu, Sep 06, 2018 at 01:05:27AM -0700, Atish Patra wrote:
> Currently, irq is enabled before preemption disabling happens.
> If the scheduler fired right here and cpu is scheduled then it
> may blow up.
> 
> Signed-off-by: Palmer Dabbelt <palmer@...ive.com>
> [Atish: Commit text and code comment formatting update]
> Signed-off-by: Atish Patra <atish.patra@....com>

Looks good,

Reviewed-by: Christoph Hellwig <hch@....de>

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ