lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Mon, 10 Sep 2018 06:29:24 -0700 From: Christoph Hellwig <hch@...radead.org> To: Thomas Gleixner <tglx@...utronix.de> Cc: Christoph Hellwig <hch@...radead.org>, Anup Patel <anup@...infault.org>, Palmer Dabbelt <palmer@...ive.com>, Albert Ou <aou@...s.berkeley.edu>, Daniel Lezcano <daniel.lezcano@...aro.org>, Jason Cooper <jason@...edaemon.net>, Marc Zyngier <marc.zyngier@....com>, Atish Patra <atish.patra@....com>, linux-riscv@...ts.infradead.org, linux-kernel@...r.kernel.org, Palmer Dabbelt <palmer@...belt.com> Subject: Re: [PATCH v2 3/5] irqchip: RISC-V Local Interrupt Controller Driver On Sat, Sep 08, 2018 at 12:46:35PM +0200, Thomas Gleixner wrote: > On Thu, 6 Sep 2018, Christoph Hellwig wrote: > > > Just as before: NAK to entirely pointless abstractions. Please stop > > beating the dead horse. > > I disagree. These interrupts very well fit into the percpu interupt > mechanics and that allows them to be handled by all the generic mechanisms > as any other interrupt. Just a few weeks ago you said the contrary: http://lists.infradead.org/pipermail/linux-riscv/2018-August/000943.html
Powered by blists - more mailing lists