| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Fri, 14 Sep 2018 12:48:28 +0530
From: Manish Narani <manish.narani@...inx.com>
To: <jic23@...nel.org>, <knaack.h@....de>, <lars@...afoo.de>,
<pmeerw@...erw.net>, <michal.simek@...inx.com>,
<robh+dt@...nel.org>, <mark.rutland@....com>,
<manish.narani@...inx.com>, <sudeep.holla@....com>,
<amit.kucheria@...aro.org>, <leoyang.li@....com>,
<broonie@...nel.org>, <arnaud.pouliquen@...com>,
<eugen.hristev@...rochip.com>, <rdunlap@...radead.org>,
<geert@...ux-m68k.org>, <ak@...klinger.de>,
<freeman.liu@...eadtrum.com>, <lukas@...ner.de>,
<vilhelm.gray@...il.com>, <gregkh@...uxfoundation.org>,
<kstewart@...uxfoundation.org>
CC: <sgoud@...inx.com>, <anirudh@...inx.com>,
<linux-iio@...r.kernel.org>,
<linux-arm-kernel@...ts.infradead.org>,
<linux-kernel@...r.kernel.org>, <devicetree@...r.kernel.org>
Subject: [PATCH v2 2/4] iio: Documentation: Add Xilinx AMS sysfs documentation
Add documentation for xilinx-ams driver. This contains information about
various voltages and temperatures on PS (Processing System), PL
(Programmable Logic) and AMS Control Block.
Signed-off-by: Manish Narani <manish.narani@...inx.com>
---
.../ABI/testing/sysfs-bus-iio-adc-xilinx-ams | 246 +++++++++++++++++++++
1 file changed, 246 insertions(+)
create mode 100644 Documentation/ABI/testing/sysfs-bus-iio-adc-xilinx-ams
diff --git a/Documentation/ABI/testing/sysfs-bus-iio-adc-xilinx-ams b/Documentation/ABI/testing/sysfs-bus-iio-adc-xilinx-ams
new file mode 100644
index 0000000..589c389
--- /dev/null
+++ b/Documentation/ABI/testing/sysfs-bus-iio-adc-xilinx-ams
@@ -0,0 +1,246 @@
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccpsintlp
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani@...inx.com
+Description:
+ Voltage input for PS (Processing System) LPD (Low Power Domain)
+ power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccpsintfp
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani@...inx.com
+Description:
+ Voltage input for PS (Processing System) FPD (Full Power Domain)
+ power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccpsaux
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani@...inx.com
+Description:
+ Voltage input for PS (Processing System) Auxiliary power
+ supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccpsddr
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani@...inx.com
+Description:
+ Voltage input for PS (Processing System) I/O bank 504 (DDR
+ PHY) power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccpsio3
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani@...inx.com
+Description:
+ Voltage input for PS (Processing System) I/O bank 503
+ (boot, config, JTAG, SRST, POR) power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccpsio0
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani@...inx.com
+Description:
+ Voltage input for PS (Processing System) I/O bank 500
+ (MIO[0:25]) power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccpsio1
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani@...inx.com
+Description:
+ Voltage input for PS (Processing System) I/O bank 501
+ (MIO[26:51]) power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccpsio2
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani@...inx.com
+Description:
+ Voltage input for PS (Processing System) I/O bank 502
+ (MIO[52:77]) power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_psmgtravcc
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani@...inx.com
+Description:
+ Voltage input for PS (Processing System) GTR SerDes I/O
+ power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_psmgtravtt
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani@...inx.com
+Description:
+ Voltage input for PS (Processing System) GTR SerDes
+ terminators power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccams
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani@...inx.com
+Description:
+ Voltage input for PS (Processing System) SYSMON ADC circuitry
+ power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccint
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani@...inx.com
+Description:
+ Voltage input for PL (Programmable Logic) internal power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccvrefp
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani@...inx.com
+Description:
+ Voltage input for PL (Programmable Logic) ADC positive V
+ reference power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccvrefn
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani@...inx.com
+Description:
+ Voltage input for PL (Programmable Logic) ADC negative V
+ reference power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccplintlp
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani@...inx.com
+Description:
+ Voltage input for PL (Programmable Logic) LPD (Low Power Domain)
+ power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccplintfp
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani@...inx.com
+Description:
+ Voltage input for PL (Programmable Logic) FPD (Full Power
+ Domain) power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccplaux
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani@...inx.com
+Description:
+ Voltage input for PL (Programmable Logic) Auxiliary power
+ supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccvpvn
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani@...inx.com
+Description:
+ Voltage input for PL (Programmable Logic) Analog Input Pins
+ power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vuserZ
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani@...inx.com
+Description:
+ Voltage input for PL (Programmable Logic) Fabric Analog Wires
+ power supply. Z is the number in range of 0 to 3.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vcc_pspll0
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani@...inx.com
+Description:
+ Voltage input for AMS (Analog Monitoring System) Systems PLLs
+ power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vcc_psbatt
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani@...inx.com
+Description:
+ Voltage input for AMS (Analog Monitoring System) Battery power
+ supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccbram
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani@...inx.com
+Description:
+ Voltage input for AMS (Analog Monitoring System) Block RAM power
+ supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccaux
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani@...inx.com
+Description:
+ Voltage input for AMS (Analog Monitoring System) Auxiliary power
+ supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_psddrpll
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani@...inx.com
+Description:
+ Voltage input for AMS (Analog Monitoring System) DDR I/O
+ PLLs [0:5] power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_psintfpddr
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani@...inx.com
+Description:
+ Voltage input for AMS (Analog Monitoring System) DDR controller
+ power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_tempY_ps_temp
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani@...inx.com
+Description:
+ Temperature input for PS (Processing System) RPU MPCore.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_tempY_remote_temp
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani@...inx.com
+Description:
+ Temperature input for PS (Processing System) APU MPCore.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_tempY_pl_temp
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani@...inx.com
+Description:
+ Temperature input for PL (Programmable Logic) SYSMON.
--
2.1.1
Powered by blists - more mailing lists