lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <1537788981-21479-1-git-send-email-yannick.fertre@st.com>
Date:   Mon, 24 Sep 2018 13:36:19 +0200
From:   Yannick Fertré <yannick.fertre@...com>
To:     Yannick Fertre <yannick.fertre@...com>,
        Philippe Cornu <philippe.cornu@...com>,
        Benjamin Gaignard <benjamin.gaignard@...com>,
        Vincent Abriou <vincent.abriou@...com>,
        Gustavo Padovan <gustavo@...ovan.org>,
        Maarten Lankhorst <maarten.lankhorst@...ux.intel.com>,
        Sean Paul <sean@...rly.run>, David Airlie <airlied@...ux.ie>,
        <dri-devel@...ts.freedesktop.org>, <linux-kernel@...r.kernel.org>
Subject: [PATCH v1 0/2] Manage pixel clock & data enable polarities

Version 1:
- Initial commit

This serie contains all patchsets needed for control the pixel clock & data
enable polarities by the display controller driver.


Yannick Fertré (2):
  drm: Add missing flags for pixel clock & data enable
  drm/stm: ltdc: Solve issue on pixel clock & data enable polarity

 drivers/gpu/drm/drm_modes.c | 19 ++++++++++++++++++-
 drivers/gpu/drm/stm/ltdc.c  | 23 +++++++++++++++++++----
 include/uapi/drm/drm_mode.h |  6 ++++++
 3 files changed, 43 insertions(+), 5 deletions(-)

--
2.7.4

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ