lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Tue, 25 Sep 2018 13:02:14 -0700 From: Randy Dunlap <rdunlap@...radead.org> To: Jarkko Sakkinen <jarkko.sakkinen@...ux.intel.com>, x86@...nel.org, platform-driver-x86@...r.kernel.org Cc: dave.hansen@...el.com, sean.j.christopherson@...el.com, nhorman@...hat.com, npmccallum@...hat.com, serge.ayoun@...el.com, shay.katz-zamir@...el.com, linux-sgx@...r.kernel.org, andriy.shevchenko@...ux.intel.com, Suresh Siddha <suresh.b.siddha@...el.com>, Thomas Gleixner <tglx@...utronix.de>, Ingo Molnar <mingo@...hat.com>, Borislav Petkov <bp@...en8.de>, "H. Peter Anvin" <hpa@...or.com>, "Rafael J. Wysocki" <rafael.j.wysocki@...el.com>, Reinette Chatre <reinette.chatre@...el.com>, Greg Kroah-Hartman <gregkh@...uxfoundation.org>, "Kirill A. Shutemov" <kirill.shutemov@...ux.intel.com>, Andi Kleen <ak@...ux.intel.com>, "open list:X86 ARCHITECTURE (32-BIT AND 64-BIT)" <linux-kernel@...r.kernel.org> Subject: [PATCH v14 10/19] x86/sgx: Detect Intel SGX On 9/25/18 6:06 AM, Jarkko Sakkinen wrote: > diff --git a/arch/x86/Kconfig b/arch/x86/Kconfig > index 1a0be022f91d..b47e1a144409 100644 > --- a/arch/x86/Kconfig > +++ b/arch/x86/Kconfig > @@ -1913,6 +1913,23 @@ config X86_INTEL_MEMORY_PROTECTION_KEYS > > If unsure, say y. > > +config INTEL_SGX_CORE > + bool "Intel SGX core functionality" > + depends on X86_64 && CPU_SUP_INTEL > + help > + Intel Software Guard eXtensions (SGX) CPU feature that allows ring 3 > + applications to create enclaves: private regions of memory that are > + architecturally protected from unauthorized access and/or modification. > + > + This option enables kernel recognition of SGX, high-level management > + of the Enclave Page Cache (EPC), tracking and writing of SGX Launch > + Enclave Hash MSRs, and allows for virtualization of SGX via KVM. By > + itself, this option does not provide SGX support to userspace. > + > + For details, see Documentation/x86/intel_sgx.rst > + > + If unsure, say N. > + Hi, coding-style.rst says that help text should be indented with one tab + 2 spaces. thanks. -- ~Randy
Powered by blists - more mailing lists