[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20180927045244.GA30912@zn.tnic>
Date: Thu, 27 Sep 2018 06:52:44 +0200
From: Borislav Petkov <bp@...en8.de>
To: "Luck, Tony" <tony.luck@...el.com>
Cc: Russ Anderson <rja@....com>,
Mauro Carvalho Chehab <mchehab+samsung@...nel.org>,
Greg KH <gregkh@...uxfoundation.org>,
Justin Ernst <justin.ernst@....com>, russ.anderson@....com,
Mauro Carvalho Chehab <mchehab@...nel.org>,
linux-edac@...r.kernel.org, linux-kernel@...r.kernel.org,
Aristeu Rozanski Filho <arozansk@...hat.com>
Subject: Re: [PATCH] Raise maximum number of memory controllers
On Wed, Sep 26, 2018 at 04:02:57PM -0700, Luck, Tony wrote:
> We don't have stats, nor control of power on a per memory controller
> or per dimm basis. So all these files are just noise.
Yeah, and also, looking at your previous mail, stuff like:
/sys/bus/mc6/devices/dimm0
/sys/bus/mc4/devices/dimm0
doesn't make any sense: why is mc* directly under bus? It should be
under ...bus/edac/mc/...
We'll have to clean it up carefully, when there's time.
> But ... we are at -rc5. Not sure that we'll figure out, write, test & debug
> the proper solution in the next 3-4 weeks. So perhaps we should apply
>
> -#define EDAC_MAX_MCS 16
> +#define EDAC_MAX_MCS 64
>
> as a temporary band-aid to get HPE's 32-socket machine running while
> we work on the proper fix?
Yeah, after sleeping on it I see it the same way - band-aid it now and
clean it up properly later.
Thx.
--
Regards/Gruss,
Boris.
Good mailing practices for 400: avoid top-posting and trim the reply.
Powered by blists - more mailing lists