[<prev] [next>] [day] [month] [year] [list]
Message-ID: <tip-e5276b1ffa97e3883802f40a5e3a167fe1cb1d20@git.kernel.org>
Date: Thu, 27 Sep 2018 07:13:23 -0700
From: tip-bot for Qiuxu Zhuo <tipbot@...or.com>
To: linux-tip-commits@...r.kernel.org
Cc: mingo@...nel.org, tglx@...utronix.de, tony.luck@...el.com,
bp@...e.de, linux-kernel@...r.kernel.org, aris@...hat.com,
qiuxu.zhuo@...el.com, mchehab@...pensource.com, hpa@...or.com
Subject: [tip:ras/core] x86/mce: Add macros for the corrected error count
bit field
Commit-ID: e5276b1ffa97e3883802f40a5e3a167fe1cb1d20
Gitweb: https://git.kernel.org/tip/e5276b1ffa97e3883802f40a5e3a167fe1cb1d20
Author: Qiuxu Zhuo <qiuxu.zhuo@...el.com>
AuthorDate: Mon, 24 Sep 2018 17:03:43 -0700
Committer: Borislav Petkov <bp@...e.de>
CommitDate: Thu, 27 Sep 2018 16:08:18 +0200
x86/mce: Add macros for the corrected error count bit field
The bit field [52:38] of MCi_STATUS contains the corrected error count.
Add {*_SHIFT|*_MASK|*_CEC(c)} macros for it.
[ bp: use GENMASK_ULL. ]
Signed-off-by: Qiuxu Zhuo <qiuxu.zhuo@...el.com>
Signed-off-by: Tony Luck <tony.luck@...el.com>
Signed-off-by: Borislav Petkov <bp@...e.de>
Cc: Aristeu Rozanski <aris@...hat.com>
Cc: Mauro Carvalho Chehab <mchehab@...pensource.com>
Cc: linux-edac@...r.kernel.org
Cc: x86@...nel.org
Link: https://lkml.kernel.org/r/20180925000343.GB5998@agluck-desk
---
arch/x86/include/asm/mce.h | 3 +++
1 file changed, 3 insertions(+)
diff --git a/arch/x86/include/asm/mce.h b/arch/x86/include/asm/mce.h
index 6f95047179eb..97d6969f9a8a 100644
--- a/arch/x86/include/asm/mce.h
+++ b/arch/x86/include/asm/mce.h
@@ -39,6 +39,9 @@
#define MCI_STATUS_PCC BIT_ULL(57) /* processor context corrupt */
#define MCI_STATUS_S BIT_ULL(56) /* Signaled machine check */
#define MCI_STATUS_AR BIT_ULL(55) /* Action required */
+#define MCI_STATUS_CEC_SHIFT 38 /* Corrected Error Count */
+#define MCI_STATUS_CEC_MASK GENMASK_ULL(52,38)
+#define MCI_STATUS_CEC(c) (((c) & MCI_STATUS_CEC_MASK) >> MCI_STATUS_CEC_SHIFT)
/* AMD-specific bits */
#define MCI_STATUS_TCC BIT_ULL(55) /* Task context corrupt */
Powered by blists - more mailing lists