lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Fri, 12 Oct 2018 09:42:04 -0500 From: Rob Herring <robh@...nel.org> To: Pierre-Yves MORDRET <pierre-yves.mordret@...com> Cc: Vinod Koul <vkoul@...nel.org>, Mark Rutland <mark.rutland@....com>, Alexandre Torgue <alexandre.torgue@...com>, Maxime Coquelin <mcoquelin.stm32@...il.com>, Dan Williams <dan.j.williams@...el.com>, devicetree@...r.kernel.org, dmaengine@...r.kernel.org, linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org Subject: Re: [PATCH v3 1/7] dt-bindings: stm32-dma: Add DMA/MDMA chaining support bindings On Fri, Sep 28, 2018 at 03:01:49PM +0200, Pierre-Yves MORDRET wrote: > From: M'boumba Cedric Madianga <cedric.madianga@...il.com> > > This patch adds dma bindings to support DMA/MDMA chaining transfer. > 1 bit is to manage both DMA FIFO Threshold > 1 bit is to manage DMA/MDMA Chaining features. > 2 bits are used to specify SDRAM size to use for DMA/MDMA chaining. > The size in bytes of a certain order is given by the formula: > (2 ^ order) * PAGE_SIZE. > The order is given by those 2 bits. > For cyclic, whether chaining is chosen, any value above 1 can be set : > SRAM buffer size will rely on period size and not on this DT value. > > Signed-off-by: Pierre-Yves MORDRET <pierre-yves.mordret@...com> Missing author S-o-b. > --- > Version history: > v3: > v2: > * rework content > v1: > * Initial > --- > --- > .../devicetree/bindings/dma/stm32-dma.txt | 27 +++++++++++++++++++++- > 1 file changed, 26 insertions(+), 1 deletion(-)
Powered by blists - more mailing lists