[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <1539536883-1928-2-git-send-email-vabhav.sharma@nxp.com>
Date: Sun, 14 Oct 2018 22:37:58 +0530
From: Vabhav Sharma <vabhav.sharma@....com>
To: sudeep.holla@....com, oss@...error.net,
linux-kernel@...r.kernel.org, devicetree@...r.kernel.org,
robh+dt@...nel.org, mark.rutland@....com,
linuxppc-dev@...ts.ozlabs.org,
linux-arm-kernel@...ts.infradead.org, mturquette@...libre.com,
sboyd@...nel.org, rjw@...ysocki.net, viresh.kumar@...aro.org,
linux-clk@...r.kernel.org, linux-pm@...r.kernel.org,
linux-kernel-owner@...r.kernel.org, catalin.marinas@....com,
will.deacon@....com, gregkh@...uxfoundation.org, arnd@...db.de,
kstewart@...uxfoundation.org, yamada.masahiro@...ionext.com,
leoyang.li@....com, shawnguo@...nel.org
Cc: linux@...linux.org.uk, adrian.hunter@...el.com,
ulf.hansson@...aro.org, V.Sethi@....com, udit.kumar@....com,
pankaj.bansal@....com, Vabhav Sharma <vabhav.sharma@....com>
Subject: [PATCH v5 1/6] dt-bindings: arm64: add compatible for LX2160A
Add compatible for LX2160A SoC,QDS and RDB board
Add lx2160a compatible for clockgen and dcfg
Signed-off-by: Vabhav Sharma <vabhav.sharma@....com>
Reviewed-by: Rob Herring <robh@...nel.org>
---
Documentation/devicetree/bindings/arm/fsl.txt | 14 +++++++++++++-
Documentation/devicetree/bindings/clock/qoriq-clock.txt | 1 +
2 files changed, 14 insertions(+), 1 deletion(-)
diff --git a/Documentation/devicetree/bindings/arm/fsl.txt b/Documentation/devicetree/bindings/arm/fsl.txt
index 8a1baa2..71adce2 100644
--- a/Documentation/devicetree/bindings/arm/fsl.txt
+++ b/Documentation/devicetree/bindings/arm/fsl.txt
@@ -130,7 +130,7 @@ core start address and release the secondary core from holdoff and startup.
- compatible: Should contain a chip-specific compatible string,
Chip-specific strings are of the form "fsl,<chip>-dcfg",
The following <chip>s are known to be supported:
- ls1012a, ls1021a, ls1043a, ls1046a, ls2080a.
+ ls1012a, ls1021a, ls1043a, ls1046a, ls2080a, lx2160a.
- reg : should contain base address and length of DCFG memory-mapped registers
@@ -222,3 +222,15 @@ Required root node properties:
LS2088A ARMv8 based RDB Board
Required root node properties:
- compatible = "fsl,ls2088a-rdb", "fsl,ls2088a";
+
+LX2160A SoC
+Required root node properties:
+ - compatible = "fsl,lx2160a";
+
+LX2160A ARMv8 based QDS Board
+Required root node properties:
+ - compatible = "fsl,lx2160a-qds", "fsl,lx2160a";
+
+LX2160A ARMv8 based RDB Board
+Required root node properties:
+ - compatible = "fsl,lx2160a-rdb", "fsl,lx2160a";
diff --git a/Documentation/devicetree/bindings/clock/qoriq-clock.txt b/Documentation/devicetree/bindings/clock/qoriq-clock.txt
index 97f46ad..3fb9995 100644
--- a/Documentation/devicetree/bindings/clock/qoriq-clock.txt
+++ b/Documentation/devicetree/bindings/clock/qoriq-clock.txt
@@ -37,6 +37,7 @@ Required properties:
* "fsl,ls1046a-clockgen"
* "fsl,ls1088a-clockgen"
* "fsl,ls2080a-clockgen"
+ * "fsl,lx2160a-clockgen"
Chassis-version clock strings include:
* "fsl,qoriq-clockgen-1.0": for chassis 1.0 clocks
* "fsl,qoriq-clockgen-2.0": for chassis 2.0 clocks
--
2.7.4
Powered by blists - more mailing lists