[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20181022181918.GF24112@lunn.ch>
Date: Mon, 22 Oct 2018 20:19:18 +0200
From: Andrew Lunn <andrew@...n.ch>
To: Richard Genoud <richard.genoud@...il.com>
Cc: Willy Tarreau <w@....eu>, linux-kernel@...r.kernel.org,
Thomas Petazzoni <thomas.petazzoni@...tlin.com>,
Antoine Tenart <antoine.tenart@...tlin.com>,
Gregory CLEMENT <gregory.clement@...tlin.com>,
Yelena Krivosheev <yelena@...vell.com>,
Maxime Chevallier <maxime.chevallier@...tlin.com>,
Nicolas Ferre <nicolas.ferre@...rochip.com>,
netdev@...r.kernel.org
Subject: Re: CRC errors between mvneta and macb
> I dug more on the subject, and I think I found what Marvell's PHY/MAC
> doesn't like.
Hi Richard
What PHY is being used?
> After analyzing the ethernet frame on the Davicom PHY's output (pin
> TX+), I find out that the FCS errors occurs when the ethernet preamble
> is longer than 56bits. (something like 58 or 60 bits)
Some Marvell PHYs have a register bit which might be of interest: Page
2, register 16, bit 6.
0 = Pad odd nibble preambles in copper receive packets.
1 = Pass as is and do not pad odd nibble preambles in
Andrew
Powered by blists - more mailing lists