[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <154083866621.98144.2623382791446489204@swboyd.mtv.corp.google.com>
Date: Mon, 29 Oct 2018 11:44:26 -0700
From: Stephen Boyd <sboyd@...nel.org>
To: Michael Turquette <mturquette@...libre.com>, tdas@...eaurora.org
Cc: Andy Gross <andy.gross@...aro.org>,
David Brown <david.brown@...aro.org>,
Rajendra Nayak <rnayak@...eaurora.org>,
linux-arm-msm@...r.kernel.org, linux-soc@...r.kernel.org,
linux-clk@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-clk-owner@...r.kernel.org
Subject: Re: [PATCH v6] clk: qcom: Add lpass clock controller driver for SDM845
Quoting tdas@...eaurora.org (2018-10-25 03:51:01)
> On 2018-10-19 16:09, Taniya Das wrote:
> > On 10/17/2018 7:50 PM, Stephen Boyd wrote:
> >> Quoting Taniya Das (2018-10-17 05:04:10)
> >>>
> >>>
> >>>
> >>> But the problem is not during the above. It is the below
> >>> static void clk_disable_unused_subtree(struct clk_core *core)
> >>> {
> >>> ....
> >>>
> >>> if (clk_core_is_enabled(core)) { --> This access fails.
> >>> ....
> >>>
> >>> }
> >>>
> >>
> >> You may need to add some prepare_ops to turn on clks needed to
> >> read/write lpass registers. Or you can look into using some sort of
> >> genpd to enable required clks when these clks are enabled or disabled.
> >> But I suspect it would be easier to just leave the clks in GCC for
> >> lpass
> >> always enabled and not worry about the complicated genpd things.
> >>
> >
> > I need to check if keeping them enabled/marking them CRITICAL could
> > have an impact on the reset of the subsystem.
>
> I have checked internally with the teams and the GCC LPASS clocks could
> be left enabled.
> Would submit a patch keeping them CRITICAL.
Awesome! Thanks for checking.
Powered by blists - more mailing lists