[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20181105214143.GA13336@bogus>
Date: Mon, 5 Nov 2018 15:41:43 -0600
From: Rob Herring <robh@...nel.org>
To: Alan Douglas <adouglas@...ence.com>
Cc: kishon@...com, linux-kernel@...r.kernel.org, mark.rutland@....com,
robh+dt@...nel.org, devicetree@...r.kernel.org,
Alan Douglas <adouglas@...ence.com>
Subject: Re: [PATCH v2 1/2] dt-bindings: phy: Document cadence Sierra PHY
bindings
On Wed, 31 Oct 2018 16:34:06 +0000, Alan Douglas wrote:
> Add DT binding documentation for Sierra PHY. The PHY supports
> a number of different protocols, including PCIe and USB.
>
> The PHY lanes may be configured as single or multi-lane links.
> Each link is treated as a separate sub-node. For example, if
> there are 4 lanes in total the first 2 might be configured as
> a multi-lane PCIe link while the other two are single lane
> USB links, and in this case there would be 3 sub-nodes.
>
> There are two resets for the PHY block (one for APB register
> access, one for the PHY link) and separate resets for each
> link. For multi-lane links, the reset corresponds to the
> reset line on the master lane, the resets on other lanes
> have no effect.
>
> Signed-off-by: Alan Douglas <adouglas@...ence.com>
> ---
> .../devicetree/bindings/phy/cdns-sierra-phy.txt | 68 ++++++++++++++++++++++
> 1 file changed, 68 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/phy/cdns-sierra-phy.txt
>
Reviewed-by: Rob Herring <robh@...nel.org>
Powered by blists - more mailing lists