[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20181106200754.60722-1-brian.woods@amd.com>
Date: Tue, 6 Nov 2018 20:08:11 +0000
From: "Woods, Brian" <Brian.Woods@....com>
To: Thomas Gleixner <tglx@...utronix.de>,
Ingo Molnar <mingo@...hat.com>, Borislav Petkov <bp@...en8.de>,
"H. Peter Anvin" <hpa@...or.com>,
"x86@...nel.org" <x86@...nel.org>,
Clemens Ladisch <clemens@...isch.de>,
Jean Delvare <jdelvare@...e.com>,
Guenter Roeck <linux@...ck-us.net>,
Bjorn Helgaas <bhelgaas@...gle.com>,
"Woods, Brian" <Brian.Woods@....com>, Pu Wen <puwen@...on.cn>,
Jia Zhang <qianyue.zj@...baba-inc.com>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
"linux-hwmon@...r.kernel.org" <linux-hwmon@...r.kernel.org>,
"linux-pci@...r.kernel.org" <linux-pci@...r.kernel.org>
Subject: [PATCH v2 0/4] Update DF/SMN access and k10temp for AMD F17h M30h
Updates the data fabric/system management network code needed to get
k10temp working for M30h. Since there are now processors which have
multiple roots per DF/SMN interface, there needs to some logic which
skips N-1 root complexes per DF/SMN interface. This is because the root
complexes per interface are redundant (as far as DF/SMN goes). These
changes shouldn't effect past processors and, for F17h M0Xh, the
mappings stay the same.
v1 -> v2:
* patch 3 & 4: add M30_DF_F3 straight to pci_ids.h to reduce churn
* patch 2:
- update commit msg and comment to explain root selection further
- move return if !misc_count under where misc_count is calculated
Brian Woods (4):
k10temp: x86/amd_nb: consolidate shared device IDs
x86/amd_nb: add support for newer PCI topologies
x86/amd_nb: add PCI device IDs for F17h M30h
hwmon: k10temp: add support for AMD F17h M30h CPUs
arch/x86/kernel/amd_nb.c | 53 ++++++++++++++++++++++++++++++++++++++++--------
drivers/hwmon/k10temp.c | 10 ++-------
include/linux/pci_ids.h | 3 +++
3 files changed, 50 insertions(+), 16 deletions(-)
--
2.11.0
Powered by blists - more mailing lists