[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <alpine.LFD.2.21.1811050350070.20378@eddie.linux-mips.org>
Date: Wed, 7 Nov 2018 00:08:16 +0000 (GMT)
From: "Maciej W. Rozycki" <macro@...ux-mips.org>
To: Ralf Baechle <ralf@...ux-mips.org>,
Paul Burton <paul.burton@...s.com>
cc: Christoph Hellwig <hch@....de>, linux-mips@...ux-mips.org,
linux-kernel@...r.kernel.org
Subject: [PATCH 0/2] MIPS: SiByte: Handle PCI DMA with 64-bit memory
addressing
Hi,
This mini patch series enables correct support for DMA in the presence of
memory outside the 32-bit address range with the Broadcom SiByte SOCs and
the relevant development boards.
There is a quirk in the BCM1250, BCM1125 and BCM1125H SOCs in that their
onchip 32-bit PCI host bridge does not support DAC, however the HT link
(where available) does support 40-bit addressing as per the HT spec.
Therefore the first patch sets the bus mask accordingly, and then the
second patch enables swiotlb. See individual change descriptions for
additional details; there's also a further discussion alongside.
This has been verified with a Broadcom SWARM board equipped with 3200MiB
of RAM (2176MiB of which the address decoder in the SOC maps above 4GiB),
a pair of DEFPA FDDI adapters and an XHCI USB adapter. There were also
some other PCI and PCIe devices present in the system, though not actively
used beyond being probed at boot, and none has shown any symptoms of
breakage.
Thanks to Christoph for making this change so easy with his recent work!
Please apply.
Maciej
Powered by blists - more mailing lists