[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20181109084256.GA6508@infradead.org>
Date: Fri, 9 Nov 2018 00:42:56 -0800
From: Christoph Hellwig <hch@...radead.org>
To: Anup Patel <anup@...infault.org>
Cc: Palmer Dabbelt <palmer@...ive.com>,
Albert Ou <aou@...s.berkeley.edu>,
Daniel Lezcano <daniel.lezcano@...aro.org>,
Thomas Gleixner <tglx@...utronix.de>,
Jason Cooper <jason@...edaemon.net>,
Marc Zyngier <marc.zyngier@....com>,
Christoph Hellwig <hch@...radead.org>,
Atish Patra <atish.patra@....com>,
linux-riscv@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH 1/4] irqchip: sifive-plic: Pre-compute context hart base
and enable base
On Mon, Oct 22, 2018 at 05:15:14PM +0530, Anup Patel wrote:
> This patch does following optimizations:
> 1. Pre-compute hart base for each context handler
> 2. Pre-compute enable base for each context handler
Why?
> 3. Have enable lock for each context handler instead
> of global plic_toggle_lock
Why? Also even if you want this it should be a separate patch.
> #define PRIORITY_BASE 0
> -#define PRIORITY_PER_ID 4
> +#define PRIORITY_PER_ID 4
Also please drop the random whitespace changes.
Powered by blists - more mailing lists