[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20181112154632.GA26341@piout.net>
Date: Mon, 12 Nov 2018 16:46:32 +0100
From: Alexandre Belloni <alexandre.belloni@...tlin.com>
To: zoro <long17.cool@....com>
Cc: a.zummo@...ertech.it, mark.rutland@....com,
linux-rtc@...r.kernel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH 2/4] rtc: sd3078: new driver.
Hello,
A few things I missed in the previous review but this look mostly good.
On 12/11/2018 13:45:13+0800, zoro wrote:
> diff --git a/drivers/rtc/rtc-sd3078.c b/drivers/rtc/rtc-sd3078.c
> new file mode 100644
> index 0000000..97e8f4b
> --- /dev/null
> +++ b/drivers/rtc/rtc-sd3078.c
> @@ -0,0 +1,235 @@
> +// SPDX-License-Identifier: GPL-2.0
> +/*
> + * Real Time Clock (RTC) Driver for sd3078
> + * Copyright (C) 2018 Zoro Li
> + */
> +
> +#include <linux/module.h>
> +#include <linux/i2c.h>
> +#include <linux/bcd.h>
> +#include <linux/rtc.h>
> +#include <linux/slab.h>
> +#include <linux/regmap.h>
The includes have to be sorted alphabetically.
> +
> +#define SD3078_REG_SC 0x00
> +#define SD3078_REG_MN 0x01
> +#define SD3078_REG_HR 0x02
> +#define SD3078_REG_DW 0x03
> +#define SD3078_REG_DM 0x04
> +#define SD3078_REG_MO 0x05
> +#define SD3078_REG_YR 0x06
> +
> +#define SD3078_REG_CTRL1 0x0f
> +#define SD3078_REG_CTRL2 0x10
> +#define SD3078_REG_CTRL3 0x11
> +
> +#define KEY_WRITE1 0x80
> +#define KEY_WRITE2 0x04
> +#define KEY_WRITE3 0x80
> +
> +#define NUM_TIME_REGS (SD3078_REG_YR - SD3078_REG_SC + 1)
> +
> +/*
> + * The sd3078 has write protection
> + * and we can choose whether or not to use it.
> + * Write protection is turned off by default.
> + */
> +#define WRITE_PROTECT_EN 0
> +
> +struct sd3078 {
> + struct rtc_device *rtc;
> + struct regmap *regmap;
> +};
> +
> +/*
> + * In order to prevent arbitrary modification of the time register,
> + * when modification of the register,
> + * the "write" bit needs to be written in a certain order.
> + * 1. set WRITE1 bit
> + * 2. set WRITE2 bit
> + * 3. set WRITE3 bit
> + */
> +static void sd3078_enable_reg_write(struct sd3078 *sd3078)
> +{
> + regmap_update_bits(sd3078->regmap, SD3078_REG_CTRL2,
> + KEY_WRITE1, KEY_WRITE1);
This is not properly aligned. Please run checkpatch.pl --strict, you
have a bunch of lines that are not correctly aligned and a few
whitespace issues.
> + regmap_update_bits(sd3078->regmap, SD3078_REG_CTRL1,
> + KEY_WRITE2, KEY_WRITE2);
> + regmap_update_bits(sd3078->regmap, SD3078_REG_CTRL1,
> + KEY_WRITE3, KEY_WRITE3);
> +}
[..]
> +static int sd3078_probe(struct i2c_client *client,
> + const struct i2c_device_id *id)
> +{
> + int ret;
> + struct sd3078 *sd3078;
> +
> +
> + if (!i2c_check_functionality(client->adapter, I2C_FUNC_I2C))
> + return -ENODEV;
> +
> + sd3078 = devm_kzalloc(&client->dev, sizeof(*sd3078), GFP_KERNEL);
> + if (!sd3078)
> + return -ENOMEM;
> +
> + sd3078->regmap = devm_regmap_init_i2c(client, ®map_config);
> + if (IS_ERR(sd3078->regmap)) {
> + dev_err(&client->dev, "regmap allocation failed\n");
> + return PTR_ERR(sd3078->regmap);
> + }
> +
> + i2c_set_clientdata(client, sd3078);
> +
> + sd3078->rtc = devm_rtc_allocate_device(&client->dev);
> + if (IS_ERR(sd3078->rtc))
> + return PTR_ERR(sd3078->rtc);
> +
> + sd3078->rtc->ops = &sd3078_rtc_ops;
> + sd3078->rtc->range_min = RTC_TIMESTAMP_BEGIN_2000;
> + sd3078->rtc->range_max = RTC_TIMESTAMP_END_2099;
> + sd3078->rtc->start_secs = RTC_TIMESTAMP_BEGIN_2000;
> + sd3078->rtc->set_start_time = true;
> +
You mustn't set start_secs and set_start_time here as this match what
your hardware is doing. setting it from the driver is reserved for
legacy drivers.
--
Alexandre Belloni, Bootlin
Embedded Linux and Kernel engineering
https://bootlin.com
Powered by blists - more mailing lists