[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20181211163222.hk647c24cjhmwrz4@flea>
Date: Tue, 11 Dec 2018 17:32:22 +0100
From: Maxime Ripard <maxime.ripard@...tlin.com>
To: Jagan Teki <jagan@...rulasolutions.com>
Cc: Chen-Yu Tsai <wens@...e.org>,
Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>,
linux-arm-kernel@...ts.infradead.org, linux-clk@...r.kernel.org,
linux-kernel@...r.kernel.org, dri-devel@...ts.freedesktop.org,
Michael Trimarchi <michael@...rulasolutions.com>,
linux-sunxi <linux-sunxi@...glegroups.com>,
linux-amarula@...rulasolutions.com
Subject: Re: [PATCH v5 15/17] clk: sunxi-ng: a64: Add minimum rate for
PLL_MIPI
On Mon, Dec 10, 2018 at 09:47:27PM +0530, Jagan Teki wrote:
> Minimum PLL used for MIPI is 500MHz, as per manual, but
> lowering the min rate by 300MHz can result proper working
> nkms divider with the help of desired dclock rate from
> panel driver.
>
> Signed-off-by: Jagan Teki <jagan@...rulasolutions.com>
> Acked-by: Stephen Boyd <sboyd@...nel.org>
> ---
> drivers/clk/sunxi-ng/ccu-sun50i-a64.c | 1 +
> 1 file changed, 1 insertion(+)
>
> diff --git a/drivers/clk/sunxi-ng/ccu-sun50i-a64.c b/drivers/clk/sunxi-ng/ccu-sun50i-a64.c
> index 181b599dc163..b623c8150b4f 100644
> --- a/drivers/clk/sunxi-ng/ccu-sun50i-a64.c
> +++ b/drivers/clk/sunxi-ng/ccu-sun50i-a64.c
> @@ -183,6 +183,7 @@ static struct ccu_nkm pll_mipi_clk = {
> .n = _SUNXI_CCU_MULT(8, 4),
> .k = _SUNXI_CCU_MULT_MIN(4, 2, 2),
> .m = _SUNXI_CCU_DIV(0, 4),
> + .min_rate = 300000000, /* Actual rate is 500MHz */
That comment still doesn't make any sense. Is it running at 500MHz or 300?
Also, IIRC you had a patch adding support for maximum boundaries in
your previous patch, where did it go?
Maxime
--
Maxime Ripard, Bootlin
Embedded Linux and Kernel engineering
https://bootlin.com
Download attachment "signature.asc" of type "application/pgp-signature" (229 bytes)
Powered by blists - more mailing lists