[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <7b61c1fbf51a409684568216e799ebe3@IL-EXCH01.marvell.com>
Date: Tue, 11 Dec 2018 21:11:31 +0000
From: Stefan Chulski <stefanc@...vell.com>
To: Russell King - ARM Linux <linux@...linux.org.uk>,
Antoine Tenart <antoine.tenart@...tlin.com>
CC: "davem@...emloft.net" <davem@...emloft.net>,
"netdev@...r.kernel.org" <netdev@...r.kernel.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
"thomas.petazzoni@...tlin.com" <thomas.petazzoni@...tlin.com>,
"maxime.chevallier@...tlin.com" <maxime.chevallier@...tlin.com>,
"gregory.clement@...tlin.com" <gregory.clement@...tlin.com>,
"miquel.raynal@...tlin.com" <miquel.raynal@...tlin.com>,
Nadav Haklai <nadavh@...vell.com>,
Yan Markman <ymarkman@...vell.com>,
"mw@...ihalf.com" <mw@...ihalf.com>,
Baruch Siach <baruch@...s.co.il>
Subject: RE: [PATCH net] net: mvpp2: 10G modes aren't supported on all ports
> -----Original Message-----
> From: netdev-owner@...r.kernel.org <netdev-owner@...r.kernel.org>
> On Behalf Of Russell King - ARM Linux
> Sent: Tuesday, December 11, 2018 6:37 PM
> To: Antoine Tenart <antoine.tenart@...tlin.com>
> Cc: davem@...emloft.net; netdev@...r.kernel.org; linux-
> kernel@...r.kernel.org; thomas.petazzoni@...tlin.com;
> maxime.chevallier@...tlin.com; gregory.clement@...tlin.com;
> miquel.raynal@...tlin.com; Nadav Haklai <nadavh@...vell.com>; Stefan
> Chulski <stefanc@...vell.com>; Yan Markman <ymarkman@...vell.com>;
> mw@...ihalf.com; Baruch Siach <baruch@...s.co.il>
> Subject: Re: [PATCH net] net: mvpp2: 10G modes aren't supported on all
> ports
>
> On Tue, Dec 11, 2018 at 05:32:28PM +0100, Antoine Tenart wrote:
> > The mvpp2_phylink_validate() function sets all modes that are
> > supported by a given PPv2 port. A recent change made all ports to
> > advertise they support 10G modes in certain cases. This is not true,
> > as only the port #0 can do so. This patch fixes it.
> >
> > Fixes: 01b3fd5ac97c ("net: mvpp2: fix detection of 10G SFP modules")
> > Cc: Baruch Siach <baruch@...s.co.il>
> > Signed-off-by: Antoine Tenart <antoine.tenart@...tlin.com>
> > ---
> > drivers/net/ethernet/marvell/mvpp2/mvpp2_main.c | 14 ++++++++------
> > 1 file changed, 8 insertions(+), 6 deletions(-)
> >
> > diff --git a/drivers/net/ethernet/marvell/mvpp2/mvpp2_main.c
> > b/drivers/net/ethernet/marvell/mvpp2/mvpp2_main.c
> > index 125ea99418df..88aa488054a8 100644
> > --- a/drivers/net/ethernet/marvell/mvpp2/mvpp2_main.c
> > +++ b/drivers/net/ethernet/marvell/mvpp2/mvpp2_main.c
> > @@ -4405,12 +4405,14 @@ static void mvpp2_phylink_validate(struct
> net_device *dev,
> > case PHY_INTERFACE_MODE_10GKR:
> > case PHY_INTERFACE_MODE_XAUI:
>
> Are these modes supported on anything except port 0? If not, you should be
> rejecting these, rather than just treating them as RGMII.
In CP115(which has PPv2) PHY_INTERFACE_MODE_10GKR supported on ports 0 and 1
PHY_INTERFACE_MODE_XAUI/PHY_INTERFACE_MODE_RXAUI supported only on port 0.
Best Regards.
Powered by blists - more mailing lists