[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <154482465853.19322.3763394015657394960@swboyd.mtv.corp.google.com>
Date: Fri, 14 Dec 2018 13:57:38 -0800
From: Stephen Boyd <sboyd@...nel.org>
To: Matthias Brugger <matthias.bgg@...il.com>,
Nicolas Boichat <drinkcat@...omium.org>,
Rob Herring <robh@...nel.org>,
Stephen Boyd <sboyd@...eaurora.org>,
Weiyi Lu <weiyi.lu@...iatek.com>
Cc: James Liao <jamesjj.liao@...iatek.com>,
Fan Chen <fan.chen@...iatek.com>,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
linux-mediatek@...ts.infradead.org, linux-clk@...r.kernel.org,
srv_heupstream@...iatek.com, stable@...r.kernel.org,
Weiyi Lu <weiyi.lu@...iatek.com>,
Owen Chen <owen.chen@...iatek.com>
Subject: Re: [PATCH v3 01/12] clk: mediatek: fixup: Disable tuner_en before change PLL rate
Why is "fixup" in the subject of this patch?
Quoting Weiyi Lu (2018-12-09 23:32:29)
> From: Owen Chen <owen.chen@...iatek.com>
>
> PLLs with tuner_en bit, such as APLL1, need to disable
> tuner_en before apply new frequency settings, or the new frequency
> settings (pcw) will not be applied.
> The tuner_en bit will be disabled during changing PLL rate
> and be restored after new settings applied.
> Another minor change is to correct the macro name of pcw change bit
> to CON1_PCW_CHG because PCW_CHG(BIT31) is on CON1.
>
> Cc: <stable@...r.kernel.org>
> Signed-off-by: Owen Chen <owen.chen@...iatek.com>
So there should be some Fixes: tag here too so we know what commit is
being fixed?
Powered by blists - more mailing lists