[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20181214151128.10005-1-benjamin.gaignard@linaro.org>
Date: Fri, 14 Dec 2018 16:11:26 +0100
From: Benjamin Gaignard <benjamin.gaignard@...aro.org>
To: tglx@...utronix.de, jason@...edaemon.net, marc.zyngier@....com,
robh+dt@...nel.org, mark.rutland@....com, alexandre.torgue@...com
Cc: linux-kernel@...r.kernel.org, devicetree@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org,
linux-stm32@...md-mailman.stormreply.com,
Benjamin Gaignard <benjamin.gaignard@...com>
Subject: [PATCH v2 0/2] Make STM32 interrupt controller use hwspinlock
From: Benjamin Gaignard <benjamin.gaignard@...com>
This series allow to protect STM32 interrupt controller configuration registers
with a hwspinlock to avoid conflicting accesses between processors.
version 2:
- rework hwspinlock locking sequence in stm32 irqchip to take care of the
cases where hwspinlock node is disabled or not yet probed
Benjamin Gaignard (2):
irqchip: stm32: protect configuration registers with hwspinlock
ARM: dts: stm32: Add hwlock for irqchip on stm32mp157
arch/arm/boot/dts/stm32mp157c.dtsi | 1 +
drivers/irqchip/irq-stm32-exti.c | 116 ++++++++++++++++++++++++++++++++-----
2 files changed, 101 insertions(+), 16 deletions(-)
--
2.15.0
Powered by blists - more mailing lists