[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20181217123650.6773-2-heiko@sntech.de>
Date: Mon, 17 Dec 2018 13:36:36 +0100
From: Heiko Stuebner <heiko@...ech.de>
To: linux-rockchip@...ts.infradead.org, hjc@...k-chips.com
Cc: linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
devicetree@...r.kernel.org, dri-devel@...ts.freedesktop.org,
robh+dt@...nel.org, mark.rutland@....com, architt@...eaurora.org,
a.hajda@...sung.com, Laurent.pinchart@...asonboard.com,
linux-clk@...r.kernel.org, Heiko Stuebner <heiko@...ech.de>
Subject: [PATCH 01/15] clk: rockchip: add clock ids for dphy rx and tx channels on rk3368
Add the clock ids so that they can be exported from the clock driver
and referenced in the rk3368 devicetree.
Signed-off-by: Heiko Stuebner <heiko@...ech.de>
---
include/dt-bindings/clock/rk3368-cru.h | 2 ++
1 file changed, 2 insertions(+)
diff --git a/include/dt-bindings/clock/rk3368-cru.h b/include/dt-bindings/clock/rk3368-cru.h
index a0063ed7284a..a4ed1f094da8 100644
--- a/include/dt-bindings/clock/rk3368-cru.h
+++ b/include/dt-bindings/clock/rk3368-cru.h
@@ -157,6 +157,8 @@
#define PCLK_VIP 367
#define PCLK_WDT 368
#define PCLK_EFUSE256 369
+#define PCLK_DPHYRX 370
+#define PCLK_DPHYTX 371
/* hclk gates */
#define HCLK_SFC 448
--
2.19.2
Powered by blists - more mailing lists